{"id":"https://openalex.org/W2110259743","doi":"https://doi.org/10.1109/test.2002.1041834","title":"Automatic scan insertion and test generation for asynchronous circuits","display_name":"Automatic scan insertion and test generation for asynchronous circuits","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2110259743","doi":"https://doi.org/10.1109/test.2002.1041834","mag":"2110259743"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041834","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041834","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086193965","display_name":"Frank te Beest","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"F.T. Beest","raw_affiliation_strings":["MESA Research Institute Testable Design and Testing Group, University of Twente, Enschede, Netherlands"],"affiliations":[{"raw_affiliation_string":"MESA Research Institute Testable Design and Testing Group, University of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086576969","display_name":"A. Peeters","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"A. Peeters","raw_affiliation_strings":["Philips Research Laboratories, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020996021","display_name":"M. Verra","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"M. Verra","raw_affiliation_strings":["Philips Research Laboratories, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030371220","display_name":"Kees van Berkel","orcid":"https://orcid.org/0000-0002-5246-1824"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]},{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"K. van Berkel","raw_affiliation_strings":["Eindhovan University of Technology, Eindhoven, Netherlands","Philips Research Laboratories, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Eindhovan University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063280452","display_name":"Hans G. Kerkhoff","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"H. Kerkhoff","raw_affiliation_strings":["MESA Research Institute Testable Design and Testing Group, University of Twente, Enschede, Netherlands"],"affiliations":[{"raw_affiliation_string":"MESA Research Institute Testable Design and Testing Group, University of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5086193965"],"corresponding_institution_ids":["https://openalex.org/I94624287"],"apc_list":null,"apc_paid":null,"fwci":3.2701,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.92079883,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"804","last_page":"813"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/handshake","display_name":"Handshake","score":0.9007423520088196},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7737974524497986},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6949744820594788},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6658473610877991},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6302138566970825},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5364416837692261},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.48070865869522095},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4585428535938263},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4324682950973511},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4217025339603424},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37891459465026855},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32249951362609863},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.23278674483299255},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22439834475517273},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21188563108444214},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.20350152254104614},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.1264415681362152},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08325278759002686}],"concepts":[{"id":"https://openalex.org/C2778000800","wikidata":"https://www.wikidata.org/wiki/Q830043","display_name":"Handshake","level":3,"score":0.9007423520088196},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7737974524497986},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6949744820594788},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6658473610877991},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6302138566970825},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5364416837692261},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.48070865869522095},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4585428535938263},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4324682950973511},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4217025339603424},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37891459465026855},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32249951362609863},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.23278674483299255},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22439834475517273},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21188563108444214},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.20350152254104614},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.1264415681362152},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08325278759002686},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/test.2002.1041834","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041834","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/e5794e83-1c4a-4700-b8fc-5cb1327adfc8","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/e5794e83-1c4a-4700-b8fc-5cb1327adfc8","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Beest, te, F, Peeters, A M G, Verra, M, Berkel, van, C H & Kerkhoff, H G 2002, Automatic scan insertion and test generation for asynchronous circuits. in Proceedings IEEE International Test Conference 2002 (ITC 2002, Baltimore MD, USA, October 7-10, 2002). IEEE Computer Society, Los Alamitos CA, pp. 804-813. https://doi.org/10.1109/TEST.2002.1041834","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:tue:oai:pure.tue.nl:publications/e5794e83-1c4a-4700-b8fc-5cb1327adfc8","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/e5794e83-1c4a-4700-b8fc-5cb1327adfc8","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings IEEE International Test Conference 2002 (ITC 2002, Baltimore MD, USA, October 7-10, 2002), 804 - 813","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W70061769","https://openalex.org/W1486202357","https://openalex.org/W1582500475","https://openalex.org/W1599120076","https://openalex.org/W1821179458","https://openalex.org/W2004437077","https://openalex.org/W2035720669","https://openalex.org/W2066974842","https://openalex.org/W2100382727","https://openalex.org/W2110477287","https://openalex.org/W2120280394","https://openalex.org/W2140591466","https://openalex.org/W2148903683","https://openalex.org/W2152293791","https://openalex.org/W2153005434","https://openalex.org/W2159380800","https://openalex.org/W2166402441","https://openalex.org/W2167805360","https://openalex.org/W4242530255","https://openalex.org/W4302458519","https://openalex.org/W6602845172","https://openalex.org/W6651354974","https://openalex.org/W6902620220","https://openalex.org/W7034331299"],"related_works":["https://openalex.org/W2157212570","https://openalex.org/W2211833700","https://openalex.org/W2384756109","https://openalex.org/W2543176856","https://openalex.org/W1993985975","https://openalex.org/W2948898796","https://openalex.org/W2115523094","https://openalex.org/W2590986178","https://openalex.org/W2764440971","https://openalex.org/W1897203488"],"abstract_inverted_index":{"A":[0],"test":[1,21,42],"method":[2,17,46],"for":[3],"asynchronous":[4],"handshake":[5,57],"circuits":[6,66],"is":[7,10,31],"presented":[8],"that":[9],"based":[11],"on":[12],"synchronous":[13,20,63],"full-scan":[14],"techniques.":[15],"The":[16,45],"adds":[18],"a":[19],"mode":[22],"to":[23,62],"the":[24,28,38],"circuit,":[25],"in":[26,48],"which":[27],"entire":[29],"circuit":[30,58],"controlled":[32],"by":[33],"external":[34],"clocks.":[35],"This":[36],"enables":[37],"use":[39],"of":[40,53],"conventional":[41],"generation":[43],"tools.":[44],"resulted":[47],"an":[49],"operational":[50],"flow,":[51],"capable":[52],"automatically":[54],"testing":[55],"any":[56],"with":[59],"test-quality":[60],"equal":[61],"circuits.":[64],"Several":[65],"have":[67],"been":[68],"evaluated,":[69],"demonstrating":[70],"over":[71],"99%":[72],"stuck-at":[73],"fault":[74],"coverage.":[75]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-02-25T23:00:34.991745","created_date":"2025-10-10T00:00:00"}