{"id":"https://openalex.org/W1821711622","doi":"https://doi.org/10.1109/test.2002.1041829","title":"Improved digital I/O ports enhance testability of interconnections","display_name":"Improved digital I/O ports enhance testability of interconnections","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1821711622","doi":"https://doi.org/10.1109/test.2002.1041829","mag":"1821711622"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041829","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041829","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063953081","display_name":"A. Kristof","orcid":"https://orcid.org/0000-0001-8167-1022"},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"A. Kristof","raw_affiliation_strings":["Silesian University of Technology, Gliwice, Poland","Silesian Tech. Univ., Gliwice, Poland"],"affiliations":[{"raw_affiliation_string":"Silesian University of Technology, Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]},{"raw_affiliation_string":"Silesian Tech. Univ., Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5063953081"],"corresponding_institution_ids":["https://openalex.org/I119004910"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.08426693,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"763","last_page":"772"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.8012136816978455},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6864765882492065},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6427097320556641},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6328181028366089},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5067189335823059},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5048754811286926},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.5024874210357666},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.47642478346824646},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.33874499797821045},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3067935109138489},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28121626377105713},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0883573591709137}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.8012136816978455},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6864765882492065},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6427097320556641},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6328181028366089},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5067189335823059},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5048754811286926},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.5024874210357666},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.47642478346824646},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.33874499797821045},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3067935109138489},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28121626377105713},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0883573591709137},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2002.1041829","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041829","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1979477906","https://openalex.org/W2028504835","https://openalex.org/W2096691973","https://openalex.org/W2098977057","https://openalex.org/W2100027596","https://openalex.org/W2104500469","https://openalex.org/W2105571234","https://openalex.org/W2110493715","https://openalex.org/W2117040048","https://openalex.org/W2125015298","https://openalex.org/W2145515320","https://openalex.org/W4300936028"],"related_works":["https://openalex.org/W2393524141","https://openalex.org/W2365130684","https://openalex.org/W2370255574","https://openalex.org/W2427864131","https://openalex.org/W2086911898","https://openalex.org/W2107690753","https://openalex.org/W2796521923","https://openalex.org/W95651076","https://openalex.org/W2770163697","https://openalex.org/W2110521006"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"improved":[3],"I/O":[4,14],"ports":[5,15],"for":[6],"digital":[7],"integrated":[8],"circuits":[9,41],"are":[10,56],"presented.":[11],"These":[12],"new":[13],"have":[16],"controllable":[17],"electrical":[18],"properties":[19],"and":[20,42,53],"built-in":[21,36],"overload":[22,37],"detectors.":[23],"The":[24,35],"first":[25],"feature":[26],"ensures":[27],"a":[28],"desirable":[29],"interconnection":[30],"fault":[31],"model":[32],"during":[33],"testing.":[34],"detectors":[38],"enable":[39],"short":[40],"overloads":[43],"to":[44],"be":[45],"detected":[46],"on-line.":[47],"An":[48],"example":[49],"design,":[50],"cost":[51],"estimation":[52],"experimental":[54],"results":[55],"described.":[57]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}