{"id":"https://openalex.org/W1528872186","doi":"https://doi.org/10.1109/test.2002.1041825","title":"A scalable, low cost design-for-test architecture for UltraSPARC/spl trade/ chip multi-processors","display_name":"A scalable, low cost design-for-test architecture for UltraSPARC/spl trade/ chip multi-processors","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1528872186","doi":"https://doi.org/10.1109/test.2002.1041825","mag":"1528872186"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041825","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041825","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053036341","display_name":"Ishwar Parulkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"I. Parulkar","raw_affiliation_strings":["Global Testability Processor and Networking Products, Sun Microsystems, Inc., Palo Alto, CA","Global Testability Processor & Networking Products, Sun Microsystems Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Global Testability Processor and Networking Products, Sun Microsystems, Inc., Palo Alto, CA","institution_ids":[]},{"raw_affiliation_string":"Global Testability Processor & Networking Products, Sun Microsystems Inc., Palo Alto, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110912170","display_name":"T. Ziaja","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Ziaja","raw_affiliation_strings":["Global Testability Processor and Networking Products, Sun Microsystems, Inc., Palo Alto, CA","Global Testability Processor & Networking Products, Sun Microsystems Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Global Testability Processor and Networking Products, Sun Microsystems, Inc., Palo Alto, CA","institution_ids":[]},{"raw_affiliation_string":"Global Testability Processor & Networking Products, Sun Microsystems Inc., Palo Alto, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011718134","display_name":"R. Pendurkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Pendurkar","raw_affiliation_strings":["Global Testability Processor and Networking Products, Sun Microsystems, Inc., Palo Alto, CA","Global Testability Processor & Networking Products, Sun Microsystems Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Global Testability Processor and Networking Products, Sun Microsystems, Inc., Palo Alto, CA","institution_ids":[]},{"raw_affiliation_string":"Global Testability Processor & Networking Products, Sun Microsystems Inc., Palo Alto, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019447027","display_name":"Allbright D\u2019Souza","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. D'Souza","raw_affiliation_strings":["Global Testability Processor and Networking Products, Sun Microsystems, Inc., Palo Alto, CA","Global Testability Processor & Networking Products, Sun Microsystems Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Global Testability Processor and Networking Products, Sun Microsystems, Inc., Palo Alto, CA","institution_ids":[]},{"raw_affiliation_string":"Global Testability Processor & Networking Products, Sun Microsystems Inc., Palo Alto, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038766940","display_name":"A. Majumdar","orcid":"https://orcid.org/0000-0002-0860-6686"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Majumdar","raw_affiliation_strings":["Global Testability Processor and Networking Products, Sun Microsystems, Inc., Palo Alto, CA","Global Testability Processor & Networking Products, Sun Microsystems Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Global Testability Processor and Networking Products, Sun Microsystems, Inc., Palo Alto, CA","institution_ids":[]},{"raw_affiliation_string":"Global Testability Processor & Networking Products, Sun Microsystems Inc., Palo Alto, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5053036341"],"corresponding_institution_ids":["https://openalex.org/I1342911587"],"apc_list":null,"apc_paid":null,"fwci":2.5154,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.89118363,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"726","last_page":"735"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7021406888961792},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6732819080352783},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6358197331428528},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6028683185577393},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.586104154586792},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.543637752532959},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5295862555503845},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5070188045501709},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4828982353210449},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4789341390132904},{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.4627310037612915},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.44152742624282837},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.434650182723999},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4325900077819824},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3035176694393158},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21649935841560364},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1582871675491333},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1487535834312439},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.10078269243240356}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7021406888961792},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6732819080352783},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6358197331428528},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6028683185577393},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.586104154586792},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.543637752532959},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5295862555503845},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5070188045501709},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4828982353210449},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4789341390132904},{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.4627310037612915},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.44152742624282837},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.434650182723999},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4325900077819824},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3035176694393158},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21649935841560364},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1582871675491333},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1487535834312439},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.10078269243240356},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2002.1041825","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041825","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.46000000834465027}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307801","display_name":"Texas Instruments","ror":"https://ror.org/03vsmv677"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1593379043","https://openalex.org/W1777381481","https://openalex.org/W1904830904","https://openalex.org/W1986698883","https://openalex.org/W2063435983","https://openalex.org/W2103567616","https://openalex.org/W2104932676","https://openalex.org/W2130430551","https://openalex.org/W2170533364","https://openalex.org/W2503952136","https://openalex.org/W6637979017","https://openalex.org/W6675870058","https://openalex.org/W7061698683"],"related_works":["https://openalex.org/W4248794057","https://openalex.org/W1995817803","https://openalex.org/W2055341571","https://openalex.org/W4246682059","https://openalex.org/W3217472777","https://openalex.org/W2107525390","https://openalex.org/W1541288632","https://openalex.org/W2157191248","https://openalex.org/W2164493372","https://openalex.org/W2132255345"],"abstract_inverted_index":{"An":[0],"emerging":[1],"trend":[2],"in":[3,72],"microprocessor":[4],"architecture":[5,55,81,106],"for":[6,56,89],"servers":[7],"is":[8,43,61],"to":[9,24,95,122],"design":[10,27,76],"chips":[11,42],"with":[12,63,113],"multiple":[13],"processor":[14,66,86,117],"cores":[15,67,87,118],"on":[16],"a":[17,44,52,73],"chip":[18,20],"called":[19],"multi-processors":[21],"(CMPs).":[22],"Due":[23],"the":[25,36,85],"short":[26,75],"cycle":[28,77],"time":[29,99],"and":[30,38,68,100],"large":[31],"size":[32],"of":[33,40,65,84,116],"these":[34],"chips,":[35],"design-for-testability":[37],"testing":[39,83],"such":[41],"major":[45],"challenge.":[46],"In":[47],"this":[48],"paper":[49],"we":[50],"describe":[51],"hierarchical":[53],"DFT":[54,80,105],"UltraSPARC/spl":[57],"trade/":[58],"CMPs":[59,112,125],"that":[60],"scalable":[62],"number":[64],"can":[69,107],"be":[70,108],"implemented":[71],"very":[74],"time.":[78],"The":[79,104],"allows":[82],"individually":[88],"diagnosis":[90],"as":[91,93,119,121],"well":[92,120],"concurrently":[94],"reduce":[96],"test":[97,102],"application":[98],"thus":[101],"cost.":[103],"easily":[109],"ported":[110],"across":[111],"different":[114],"numbers":[115],"higher":[123],"order":[124],"designed":[126],"by":[127],"putting":[128],"together":[129],"CMPs.":[130]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}