{"id":"https://openalex.org/W2137337804","doi":"https://doi.org/10.1109/test.2002.1041812","title":"Fault grading FPGA interconnect test configurations","display_name":"Fault grading FPGA interconnect test configurations","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2137337804","doi":"https://doi.org/10.1109/test.2002.1041812","mag":"2137337804"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041812","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041812","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064445713","display_name":"Mehdi B. Tahoori","orcid":"https://orcid.org/0000-0002-8829-5610"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M.B. Tahoori","raw_affiliation_strings":["Center for Reliable Computing, University of Stanford, USA","Center for Reliable Comput., Stanford Univ., CA, USA"],"affiliations":[{"raw_affiliation_string":"Center for Reliable Computing, University of Stanford, USA","institution_ids":[]},{"raw_affiliation_string":"Center for Reliable Comput., Stanford Univ., CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036312663","display_name":"Subhasish Mitra","orcid":"https://orcid.org/0000-0002-5572-5194"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"S. Mitra","raw_affiliation_strings":["Intel Corporation, Sacramento, CA, USA","Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Sacramento, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007016756","display_name":"S. Toutounchi","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Toutounchi","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA","Xilinx Inc.,"],"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Inc.,","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054077540","display_name":"E.J. McCluskey","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E.J. McCluskey","raw_affiliation_strings":["Center for Reliable Computing, University of Stanford, USA","Stanford University"],"affiliations":[{"raw_affiliation_string":"Center for Reliable Computing, University of Stanford, USA","institution_ids":[]},{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5064445713"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":7.6499,"has_fulltext":false,"cited_by_count":42,"citation_normalized_percentile":{"value":0.9771002,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"608","last_page":"617"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8762587904930115},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8552310466766357},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6447975635528564},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6127804517745972},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5869041681289673},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4718492031097412},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.4608994722366333},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4567289650440216},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2663155198097229},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1479995846748352},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09401464462280273}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8762587904930115},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8552310466766357},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6447975635528564},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6127804517745972},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5869041681289673},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4718492031097412},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.4608994722366333},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4567289650440216},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2663155198097229},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1479995846748352},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09401464462280273},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2002.1041812","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041812","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1483892555","https://openalex.org/W1846614348","https://openalex.org/W1901417319","https://openalex.org/W1956681806","https://openalex.org/W2106147871","https://openalex.org/W4235728088"],"related_works":["https://openalex.org/W2145233434","https://openalex.org/W2291587020","https://openalex.org/W2118560622","https://openalex.org/W2111105659","https://openalex.org/W2122965477","https://openalex.org/W2130922779","https://openalex.org/W2121043529","https://openalex.org/W2082366402","https://openalex.org/W2120242933","https://openalex.org/W1657300322"],"abstract_inverted_index":{"Conventional":[0],"fault":[1,16,42],"simulation":[2],"techniques":[3],"for":[4,39],"FPGAs":[5],"are":[6,53],"very":[7],"complicated":[8],"and":[9,21,55,78],"time":[10],"consuming.":[11],"The":[12,50],"other":[13],"alternative,":[14],"FPGA":[15,28,47,58],"emulation":[17],"technique,":[18],"is":[19,30,66,72],"incomplete,":[20],"can":[22],"be":[23],"used":[24],"only":[25],"after":[26],"the":[27,41],"chip":[29],"manufactured.":[31],"In":[32],"this":[33],"paper,":[34],"we":[35],"present":[36],"efficient":[37],"algorithms":[38],"computing":[40],"coverage":[43],"of":[44,68],"a":[45],"given":[46],"test":[48],"configuration.":[49],"faults":[51],"considered":[52],"opens":[54],"shorts":[56],"in":[57],"interconnects.":[59],"Compared":[60],"to":[61,74],"conventional":[62],"methods,":[63],"our":[64],"technique":[65],"orders":[67],"magnitude":[69],"faster,":[70],"while":[71],"able":[73],"report":[75],"all":[76],"detectable":[77],"undetectable":[79],"faults.":[80]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}