{"id":"https://openalex.org/W1685803968","doi":"https://doi.org/10.1109/test.2002.1041807","title":"The process and challenges of a high-speed DUT board project","display_name":"The process and challenges of a high-speed DUT board project","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1685803968","doi":"https://doi.org/10.1109/test.2002.1041807","mag":"1685803968"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090531202","display_name":"D.E. McFeely","orcid":null},"institutions":[{"id":"https://openalex.org/I138285227","display_name":"Agilent Technologies (United States)","ror":"https://ror.org/02tryst02","country_code":"US","type":"company","lineage":["https://openalex.org/I138285227"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D.E. McFeely","raw_affiliation_strings":["Agilent Technologies, Inc., Santa Clara, CA, USA","Autom. Test Group, Agilent Technol., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Agilent Technologies, Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I138285227"]},{"raw_affiliation_string":"Autom. Test Group, Agilent Technol., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I138285227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5090531202"],"corresponding_institution_ids":["https://openalex.org/I138285227"],"apc_list":null,"apc_paid":null,"fwci":1.2577,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.79766196,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"13","issue":null,"first_page":"565","last_page":"573"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9914000034332275,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9642000198364258,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6309865117073059},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.6089529395103455},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5925809144973755},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5837290287017822},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5365761518478394},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.475710928440094},{"id":"https://openalex.org/keywords/device-under-test","display_name":"Device under test","score":0.4577248990535736},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.45114678144454956},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.43318700790405273},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40875375270843506},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3888643682003021},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.3546209931373596},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3377453684806824},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.24255117774009705},{"id":"https://openalex.org/keywords/work-in-process","display_name":"Work in process","score":0.19701248407363892},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16100668907165527},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14494061470031738}],"concepts":[{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6309865117073059},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.6089529395103455},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5925809144973755},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5837290287017822},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5365761518478394},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.475710928440094},{"id":"https://openalex.org/C76249512","wikidata":"https://www.wikidata.org/wiki/Q1206780","display_name":"Device under test","level":3,"score":0.4577248990535736},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.45114678144454956},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.43318700790405273},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40875375270843506},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3888643682003021},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.3546209931373596},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3377453684806824},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.24255117774009705},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.19701248407363892},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16100668907165527},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14494061470031738},{"id":"https://openalex.org/C44838205","wikidata":"https://www.wikidata.org/wiki/Q127995","display_name":"Microwave","level":2,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2002.1041807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W214728119"],"related_works":["https://openalex.org/W2289987414","https://openalex.org/W2386114299","https://openalex.org/W2766876417","https://openalex.org/W2347291799","https://openalex.org/W2372709865","https://openalex.org/W2017275349","https://openalex.org/W2378013451","https://openalex.org/W268271086","https://openalex.org/W2360524565","https://openalex.org/W4205481094"],"abstract_inverted_index":{"This":[0,68],"paper":[1,69,108],"addresses":[2],"the":[3,19,25,60,63,101],"overall":[4],"project":[5,9,74],"needs":[6],"and":[7,24,65,76,84,117],"recommended":[8],"practices":[10],"for":[11],"a":[12,33,42,81,119,123],"high-speed":[13,43,82,87],"ATE":[14],"interface.":[15],"The":[16,38,104],"interface":[17],"between":[18],"device":[20],"under":[21],"test":[22,26],"(DUT)":[23],"system":[27],"is":[28,45,57,109],"typically":[29],"referred":[30],"to":[31,46,59,99,110],"as":[32,97],"DUT":[34],"board":[35],"or":[36],"loadboard.":[37],"goal":[39,105],"of":[40,62,106,122],"developing":[41],"loadboard":[44,124],"maintain":[47],"high":[48],"signal":[49,53],"integrity":[50],"on":[51,73,86],"those":[52],"lines":[54],"where":[55],"it":[56],"critical":[58],"performance":[61],"device,":[64],"accurate":[66],"testing.":[67],"will":[70,93],"focus":[71],"more":[72],"management,":[75],"fabrication":[77],"issues":[78],"in":[79],"implementing":[80],"design":[83,88,91,113],"less":[85],"techniques.":[89],"High-speed":[90],"techniques":[92],"be":[94],"touched":[95],"upon":[96],"needed":[98],"illustrate":[100],"key":[102],"message.":[103],"this":[107],"complement":[111],"other":[112],"technique":[114],"based":[115],"papers":[116],"provide":[118],"complete":[120],"picture":[121],"activity.":[125]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}