{"id":"https://openalex.org/W2139009001","doi":"https://doi.org/10.1109/test.2002.1041774","title":"X-compact: an efficient response compaction technique for test cost reduction","display_name":"X-compact: an efficient response compaction technique for test cost reduction","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2139009001","doi":"https://doi.org/10.1109/test.2002.1041774","mag":"2139009001"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041774","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041774","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036312663","display_name":"Subhasish Mitra","orcid":"https://orcid.org/0000-0002-5572-5194"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Mitra","raw_affiliation_strings":["Intel Corporation, Sacramento, CA, USA","(Intel Corporation, Sacramento, CA, USA)"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Sacramento, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"(Intel Corporation, Sacramento, CA, USA)","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028017891","display_name":"Kee Sup Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kee Sup Kim","raw_affiliation_strings":["Intel Corporation, Sacramento, CA, USA","(Intel Corporation, Sacramento, CA, USA)"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Sacramento, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"(Intel Corporation, Sacramento, CA, USA)","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5036312663"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":23.5348,"has_fulltext":false,"cited_by_count":217,"citation_normalized_percentile":{"value":0.99775428,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"311","last_page":"320"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.7495021224021912},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7078434824943542},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.705402672290802},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6578785181045532},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5575679540634155},{"id":"https://openalex.org/keywords/compaction","display_name":"Compaction","score":0.522855818271637},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4947194755077362},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4712268114089966},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44534415006637573},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4346272051334381},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.4269547462463379},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4187600612640381},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.374274879693985},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3638901114463806},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3444432020187378},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26623427867889404},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1584843099117279},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11915367841720581}],"concepts":[{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.7495021224021912},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7078434824943542},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.705402672290802},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6578785181045532},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5575679540634155},{"id":"https://openalex.org/C196715460","wikidata":"https://www.wikidata.org/wiki/Q1414356","display_name":"Compaction","level":2,"score":0.522855818271637},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4947194755077362},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4712268114089966},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44534415006637573},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4346272051334381},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.4269547462463379},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4187600612640381},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.374274879693985},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3638901114463806},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3444432020187378},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26623427867889404},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1584843099117279},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11915367841720581},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C187320778","wikidata":"https://www.wikidata.org/wiki/Q1349130","display_name":"Geotechnical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2002.1041774","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041774","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W100035992","https://openalex.org/W1604154703","https://openalex.org/W1763985980","https://openalex.org/W1863819993","https://openalex.org/W1961788500","https://openalex.org/W2006306809","https://openalex.org/W2019631303","https://openalex.org/W2101900253","https://openalex.org/W2105282021","https://openalex.org/W2110037191","https://openalex.org/W2117632281","https://openalex.org/W2122966530","https://openalex.org/W2127343408","https://openalex.org/W2139009001","https://openalex.org/W2144004661","https://openalex.org/W2156747864","https://openalex.org/W2162223996","https://openalex.org/W4233616805","https://openalex.org/W6604055980","https://openalex.org/W6675296592"],"related_works":["https://openalex.org/W2120257283","https://openalex.org/W2117563988","https://openalex.org/W2543176856","https://openalex.org/W2161696808","https://openalex.org/W4240466429","https://openalex.org/W2157212570","https://openalex.org/W3088373974","https://openalex.org/W2140497172","https://openalex.org/W2137555930","https://openalex.org/W4233954302"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,33],"technique":[3,15,79],"for":[4,74],"compacting":[5],"test":[6,30,87,95,97,109],"response":[7,31],"data":[8,98],"using":[9],"combinational":[10,36],"logic":[11,63],"circuits.":[12],"Our":[13],"compaction":[14],"enables":[16],"up":[17],"to":[18,28,67,93,107],"an":[19],"exponential":[20],"reduction":[21],"in":[22,56],"the":[23,57],"number":[24],"of":[25,52,59,61],"pins":[26,101],"required":[27],"collect":[29],"from":[32],"chip.":[34],"The":[35,78],"circuits":[37],"require":[38],"negligible":[39],"area,":[40],"do":[41],"not":[42],"add":[43],"any":[44],"extra":[45],"delay":[46],"during":[47],"normal":[48],"operation,":[49],"guarantee":[50],"detection":[51],"defective":[53],"chips":[54],"even":[55],"presence":[58],"sources":[60],"unknown":[62],"values":[64],"(often":[65],"referred":[66],"as":[68],"Xs)":[69],"and":[70,86,89,102,105],"preserve":[71],"diagnosis":[72],"capabilities":[73],"all":[75],"practical":[76],"scenarios.":[77],"has":[80],"minimum":[81],"impact":[82],"on":[83],"current":[84],"design":[85],"flows,":[88],"can":[90],"be":[91],"used":[92],"reduce":[94],"time,":[96],"volume,":[99],"test-I/O":[100],"tester":[103],"channels,":[104],"also":[106],"improve":[108],"quality.":[110]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":10}],"updated_date":"2026-04-23T09:07:50.710637","created_date":"2025-10-10T00:00:00"}