{"id":"https://openalex.org/W2112770269","doi":"https://doi.org/10.1109/test.2002.1041764","title":"Design rewiring using ATPG","display_name":"Design rewiring using ATPG","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2112770269","doi":"https://doi.org/10.1109/test.2002.1041764","mag":"2112770269"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009841786","display_name":"Andreas Veneris","orcid":"https://orcid.org/0000-0002-6309-8821"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"A. Veneris","raw_affiliation_strings":["Department ECE and CS, University of Toronto, Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department ECE and CS, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011349515","display_name":"Magdy S. Abadir","orcid":"https://orcid.org/0000-0003-4046-2472"},"institutions":[{"id":"https://openalex.org/I1333370159","display_name":"Motorola (United States)","ror":"https://ror.org/01hafxd32","country_code":"US","type":"company","lineage":["https://openalex.org/I1333370159"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.S. Abadir","raw_affiliation_strings":["Motorola, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Motorola, Austin, TX, USA","institution_ids":["https://openalex.org/I1333370159"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068977936","display_name":"Moslem Amiri","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Amiri","raw_affiliation_strings":["Department ECE, University of Toronto, Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department ECE, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5009841786"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":1.9787,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.868362,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"223","last_page":"232"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8032711744308472},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6813343167304993},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6696149110794067},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.5255165100097656},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5069285035133362},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5043352842330933},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4452463686466217},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4184392988681793},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4161551296710968},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3589240312576294},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3345847725868225},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22899746894836426},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14488184452056885},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12843874096870422},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10352882742881775}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8032711744308472},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6813343167304993},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6696149110794067},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5255165100097656},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5069285035133362},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5043352842330933},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4452463686466217},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4184392988681793},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4161551296710968},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3589240312576294},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3345847725868225},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22899746894836426},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14488184452056885},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12843874096870422},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10352882742881775},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/test.2002.1041764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.15.6321","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.15.6321","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.utoronto.ca/~veneris/tcad02.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.71.7860","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.71.7860","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.utoronto.ca/~veneris/itc02.2.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1879281873","https://openalex.org/W1904003763","https://openalex.org/W1976140238","https://openalex.org/W2006414349","https://openalex.org/W2020269241","https://openalex.org/W2038494392","https://openalex.org/W2057339729","https://openalex.org/W2080267935","https://openalex.org/W2081339577","https://openalex.org/W2096541971","https://openalex.org/W2096554094","https://openalex.org/W2105101849","https://openalex.org/W2109932036","https://openalex.org/W2111994103","https://openalex.org/W2114370929","https://openalex.org/W2119709001","https://openalex.org/W2127735256","https://openalex.org/W2142732755","https://openalex.org/W2144881658","https://openalex.org/W2147897801","https://openalex.org/W2148596540","https://openalex.org/W2156056597","https://openalex.org/W2159818181","https://openalex.org/W2164897963","https://openalex.org/W2168242454","https://openalex.org/W2170227286","https://openalex.org/W2173124859","https://openalex.org/W3016023799","https://openalex.org/W4232376560","https://openalex.org/W4251874177","https://openalex.org/W6665042886"],"related_works":["https://openalex.org/W2163047760","https://openalex.org/W2112770269","https://openalex.org/W2136503711","https://openalex.org/W2955439067","https://openalex.org/W2098419840","https://openalex.org/W4239505785","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W4318224782"],"abstract_inverted_index":{"Technology":[0],"dependent":[1],"logic":[2],"optimization":[3],"is":[4,31],"usually":[5],"carried":[6],"through":[7],"a":[8,26,53],"sequence":[9],"of":[10,56,72],"design":[11,28],"rewiring":[12,29],"operations.":[13],"In":[14,42],"Veneris":[15],"et":[16],"al":[17],"(Proc.":[18],"Asian-South-Pacific":[19],"Design":[20],"Automation":[21],"Conf.,":[22],"pp.":[23],"479-484,":[24],"2001),":[25],"new":[27,54],"method":[30],"proposed":[32],"that":[33,68],"combines":[34],"error":[35],"diagnosis":[36],"and":[37,49,61,75],"correction":[38],"techniques":[39],"with":[40,58],"ATPG.":[41],"this":[43],"work,":[44],"we":[45,50],"examine":[46],"its":[47],"complexity":[48],"arrive":[51],"to":[52],"set":[55],"results":[57],"interesting":[59],"theoretical":[60],"practical":[62],"applications.":[63],"We":[64],"also":[65],"present":[66],"experiments":[67],"confirm":[69],"the":[70,73,80],"competitiveness":[71],"approach":[74],"motivate":[76],"future":[77],"work":[78],"in":[79],"field.":[81]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}