{"id":"https://openalex.org/W2108420455","doi":"https://doi.org/10.1109/test.2002.1041748","title":"On testing of interconnect open defects in combinational logic circuits with stems of large fanout","display_name":"On testing of interconnect open defects in combinational logic circuits with stems of large fanout","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2108420455","doi":"https://doi.org/10.1109/test.2002.1041748","mag":"2108420455"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077101123","display_name":"S.M. Reddy","orcid":"https://orcid.org/0000-0001-9208-8262"},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S.M. Reddy","raw_affiliation_strings":["Department of ECE, University of Iowa, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Iowa, USA","institution_ids":["https://openalex.org/I126307644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032651920","display_name":"Irith Pomeranz","orcid":"https://orcid.org/0000-0002-5491-7282"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I. Pomeranz","raw_affiliation_strings":["School of ECE, Purdue University, USA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Purdue University, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103556506","display_name":"Huaxing Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Huaxing Tang","raw_affiliation_strings":["Department of ECE, University of Iowa, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Iowa, USA","institution_ids":["https://openalex.org/I126307644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109872072","display_name":"Seiji Kajihara","orcid":null},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Kajihara","raw_affiliation_strings":["Department of CS and Electronics, Kyushu Institute of Technology, Japan"],"affiliations":[{"raw_affiliation_string":"Department of CS and Electronics, Kyushu Institute of Technology, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112205805","display_name":"K. Kinoshita","orcid":null},"institutions":[{"id":"https://openalex.org/I11381156","display_name":"Osaka Gakuin University","ror":"https://ror.org/04a8t1e98","country_code":"JP","type":"education","lineage":["https://openalex.org/I11381156"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Kinoshita","raw_affiliation_strings":["Department of Informatics, Osaka Gakuin University, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, Osaka Gakuin University, Japan","institution_ids":["https://openalex.org/I11381156"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5077101123"],"corresponding_institution_ids":["https://openalex.org/I126307644"],"apc_list":null,"apc_paid":null,"fwci":3.0185,"has_fulltext":false,"cited_by_count":40,"citation_normalized_percentile":{"value":0.91358987,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"83","last_page":"89"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7748762369155884},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6398263573646545},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6372367143630981},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4866429269313812},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4782504141330719},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47800150513648987},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45593398809432983},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44876527786254883},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4471144378185272},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40024423599243164},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38068342208862305},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25023871660232544},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10874798893928528}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7748762369155884},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6398263573646545},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6372367143630981},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4866429269313812},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4782504141330719},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47800150513648987},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45593398809432983},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44876527786254883},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4471144378185272},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40024423599243164},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38068342208862305},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25023871660232544},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10874798893928528},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2002.1041748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1974887607","https://openalex.org/W2008534549","https://openalex.org/W2046817879","https://openalex.org/W2134332340","https://openalex.org/W2137552141","https://openalex.org/W2143842308","https://openalex.org/W2147739436","https://openalex.org/W2149328922","https://openalex.org/W2151393930","https://openalex.org/W2151526282","https://openalex.org/W2152587812","https://openalex.org/W2153049419","https://openalex.org/W2167138208","https://openalex.org/W2167634051","https://openalex.org/W2168225754","https://openalex.org/W2538524620"],"related_works":["https://openalex.org/W2117563988","https://openalex.org/W1412895167","https://openalex.org/W2120257283","https://openalex.org/W2132684947","https://openalex.org/W4238986168","https://openalex.org/W2165817266","https://openalex.org/W1493811107","https://openalex.org/W4240466429","https://openalex.org/W2132547051","https://openalex.org/W2161696808"],"abstract_inverted_index":{"We":[0,17,47,88],"consider":[1,52],"the":[2,34,44,53,71,84,101],"problem":[3],"of":[4,6,29,57,67,73,86],"testing":[5],"interconnect":[7,25,30],"open":[8,31,58,68,103],"defects":[9],"in":[10,43],"combinational":[11],"circuits":[12],"with":[13],"large":[14,55],"fanout":[15,45,76],"nodes.":[16],"propose":[18],"a":[19],"gate":[20],"level":[21],"fault":[22,95],"model":[23,36],"for":[24,64,100],"opens.":[26],"The":[27],"number":[28],"faults":[32,104],"using":[33,110],"proposed":[35],"can":[37,105],"be":[38,106],"very":[39,54],"large,":[40],"being":[41],"exponential":[42],"size.":[46],"describe":[48],"methods":[49,61],"to":[50,82,92],"effectively":[51],"numbers":[56],"faults.":[59,87],"These":[60],"include":[62],"techniques":[63],"implicit":[65],"consideration":[66],"faults,":[69],"and":[70,97],"use":[72],"information":[74],"about":[75],"branches":[77],"driving":[78],"each":[79],"primary":[80],"output":[81],"reduce":[83],"list":[85],"present":[89],"experimental":[90],"results":[91],"demonstrate":[93],"that":[94],"simulation":[96],"test":[98],"generation":[99],"modeled":[102],"carried":[107],"out":[108],"efficiently":[109],"these":[111],"techniques.":[112]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}