{"id":"https://openalex.org/W2098070460","doi":"https://doi.org/10.1109/test.2002.1041745","title":"IEEE 1149.1-compliant access architecture for multiple core debug on digital system chips","display_name":"IEEE 1149.1-compliant access architecture for multiple core debug on digital system chips","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2098070460","doi":"https://doi.org/10.1109/test.2002.1041745","mag":"2098070460"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008861550","display_name":"Bart Vermeulen","orcid":"https://orcid.org/0000-0002-1161-314X"},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"B. Vermeulen","raw_affiliation_strings":["Philips Research Laboratories, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038993405","display_name":"T. Waayers","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"T. Waayers","raw_affiliation_strings":["Philips Research Laboratories, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037787228","display_name":"Sjaak Bakker","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"S. Bakker","raw_affiliation_strings":["Philips Semiconductors SLE, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Philips Semiconductors SLE, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5008861550"],"corresponding_institution_ids":["https://openalex.org/I4210122849"],"apc_list":null,"apc_paid":null,"fwci":1.2367,"has_fulltext":false,"cited_by_count":40,"citation_normalized_percentile":{"value":0.80114061,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"55","last_page":"63"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8981608152389526},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.8917976021766663},{"id":"https://openalex.org/keywords/debugger","display_name":"Debugger","score":0.8212699890136719},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7896748781204224},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6785430908203125},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.5639491081237793},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5181949734687805},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49846935272216797},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4710500240325928},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4384705424308777},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.41954970359802246},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3708112835884094},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2109307050704956},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.16222095489501953}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8981608152389526},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.8917976021766663},{"id":"https://openalex.org/C2778485113","wikidata":"https://www.wikidata.org/wiki/Q193231","display_name":"Debugger","level":3,"score":0.8212699890136719},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7896748781204224},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6785430908203125},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5639491081237793},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5181949734687805},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49846935272216797},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4710500240325928},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4384705424308777},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.41954970359802246},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3708112835884094},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2109307050704956},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.16222095489501953},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2002.1041745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1777381481","https://openalex.org/W1904830904","https://openalex.org/W2098277047","https://openalex.org/W2170533364","https://openalex.org/W4238100203"],"related_works":["https://openalex.org/W2366922255","https://openalex.org/W2379522957","https://openalex.org/W2170167243","https://openalex.org/W2086553023","https://openalex.org/W4252104361","https://openalex.org/W2062651468","https://openalex.org/W1917409762","https://openalex.org/W4248152965","https://openalex.org/W2509342195","https://openalex.org/W2102172561"],"abstract_inverted_index":{"To":[0],"enable":[1],"the":[2,61,75,105],"efficient":[3],"use":[4],"of":[5,117],"debug":[6,15,24,40,63,93,116],"functionality":[7],"on":[8,42,110],"a":[9,31,43],"core-based":[10],"system":[11,45],"chip,":[12],"existing":[13],"core-level":[14],"interfaces":[16,41],"need":[17],"to":[18,60,71,86,91,113],"be":[19],"re-used":[20],"in":[21,95],"one,":[22],"well-defined":[23],"architectures":[25],"at":[26],"chip-level.":[27],"This":[28],"paper":[29],"describes":[30],"chip-level":[32,62],"architecture":[33,49,107],"for":[34],"controlling":[35],"multiple":[36,88,96,118],"IEEE":[37,56],"1149.1":[38,57],"compliant":[39,54],"single":[44],"chip.":[46],"The":[47],"presented":[48,85],"is":[50,78,83,108],"not":[51,74],"only":[52],"fully":[53],"with":[55,58],"regard":[59],"and":[64],"boundary":[65],"scan":[66],"hardware,":[67],"but":[68],"also":[69,84],"as":[70],"whether":[72],"or":[73],"bypass":[76],"multiplexer":[77],"activated.":[79],"Chip-level":[80],"TAP":[81],"support":[82],"allow":[87],"debugger":[89],"tools":[90],"control":[92],"operations":[94],"heterogeneous":[97],"cores":[98],"via":[99],"this":[100],"architecture.":[101],"As":[102],"an":[103,111],"experiment,":[104],"proposed":[106],"mapped":[109],"FPGA":[112],"verify":[114],"concurrent":[115],"cores.":[119]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}