{"id":"https://openalex.org/W1917000337","doi":"https://doi.org/10.1109/test.2002.1041742","title":"An automated methodology to diagnose geometric defect in the EEPROM cell","display_name":"An automated methodology to diagnose geometric defect in the EEPROM cell","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1917000337","doi":"https://doi.org/10.1109/test.2002.1041742","mag":"1917000337"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041742","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041742","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111841559","display_name":"J.M. Portal","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210116669","display_name":"Ch\u00e2teau Gombert","ror":"https://ror.org/02kspbq18","country_code":"FR","type":"other","lineage":["https://openalex.org/I4210116669"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"J.M. Portal","raw_affiliation_strings":["ZCF/L2W-WIwz CNRS IMT-Technop\u00f6le de Chriteau Gombert, Marseilles, France"],"affiliations":[{"raw_affiliation_string":"ZCF/L2W-WIwz CNRS IMT-Technop\u00f6le de Chriteau Gombert, Marseilles, France","institution_ids":["https://openalex.org/I4210116669","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051712738","display_name":"L. Forli","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"L. Forli","raw_affiliation_strings":["STMicroelectronics, Rousset, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Rousset, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076568215","display_name":"H. Aziza","orcid":"https://orcid.org/0000-0002-8278-7462"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"H. Aziza","raw_affiliation_strings":["STMicroelectronics, Rousset, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Rousset, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083402140","display_name":"D. Nee","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"D. Nee","raw_affiliation_strings":["STMicroelectronics, Rousset, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Rousset, France","institution_ids":["https://openalex.org/I4210104693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5111841559"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210116669"],"apc_list":null,"apc_paid":null,"fwci":1.0432,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7619502,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"31","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/eeprom","display_name":"EEPROM","score":0.9362436532974243},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5845449566841125},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5649574995040894},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5616219639778137},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5597636699676514},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5511882901191711},{"id":"https://openalex.org/keywords/eprom","display_name":"EPROM","score":0.5332600474357605},{"id":"https://openalex.org/keywords/polynomial","display_name":"Polynomial","score":0.5070075988769531},{"id":"https://openalex.org/keywords/solid-modeling","display_name":"Solid modeling","score":0.44844159483909607},{"id":"https://openalex.org/keywords/geometric-modeling","display_name":"Geometric modeling","score":0.4275888204574585},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3733522295951843},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3384265899658203},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33052968978881836},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2935619056224823},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2358977198600769},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1943843960762024},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1599140167236328},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.11548563838005066},{"id":"https://openalex.org/keywords/mathematical-analysis","display_name":"Mathematical analysis","score":0.08519816398620605}],"concepts":[{"id":"https://openalex.org/C27699510","wikidata":"https://www.wikidata.org/wiki/Q205908","display_name":"EEPROM","level":2,"score":0.9362436532974243},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5845449566841125},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5649574995040894},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5616219639778137},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5597636699676514},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5511882901191711},{"id":"https://openalex.org/C163980746","wikidata":"https://www.wikidata.org/wiki/Q378210","display_name":"EPROM","level":2,"score":0.5332600474357605},{"id":"https://openalex.org/C90119067","wikidata":"https://www.wikidata.org/wiki/Q43260","display_name":"Polynomial","level":2,"score":0.5070075988769531},{"id":"https://openalex.org/C108882727","wikidata":"https://www.wikidata.org/wiki/Q2991685","display_name":"Solid modeling","level":2,"score":0.44844159483909607},{"id":"https://openalex.org/C104065381","wikidata":"https://www.wikidata.org/wiki/Q1002535","display_name":"Geometric modeling","level":2,"score":0.4275888204574585},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3733522295951843},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3384265899658203},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33052968978881836},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2935619056224823},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2358977198600769},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1943843960762024},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1599140167236328},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.11548563838005066},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.08519816398620605},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2002.1041742","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041742","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W126360885","https://openalex.org/W1518071943","https://openalex.org/W1980584607","https://openalex.org/W2111865441","https://openalex.org/W2117314013","https://openalex.org/W2181842310","https://openalex.org/W2797689176"],"related_works":["https://openalex.org/W1562544819","https://openalex.org/W1588693492","https://openalex.org/W1963966819","https://openalex.org/W2167477530","https://openalex.org/W2062000758","https://openalex.org/W2115912089","https://openalex.org/W3148257175","https://openalex.org/W3148390583","https://openalex.org/W2285034525","https://openalex.org/W1910573384"],"abstract_inverted_index":{"The":[0,45,80],"objective":[1],"of":[2,27,41,53,69,75,91],"this":[3,101],"paper":[4],"is":[5,31,83],"to":[6],"present":[7],"an":[8,92],"automated":[9],"geometric":[10,28,78,106],"defect":[11],"diagnosis":[12,25,81],"methodology":[13],"for":[14],"EEPROM":[15,93],"cell":[16,94],"(AGDE).":[17],"This":[18],"method":[19],"focuses":[20],"on":[21,33],"speeding":[22],"up":[23],"the":[24,70,76,87,96,103],"process":[26,82],"defects.":[29],"It":[30],"based":[32],"a":[34,39,54,66],"mathematical":[35],"model":[36],"generated":[37],"with":[38,58,95],"\"design":[40],"simulation\"":[42],"(DOS)":[43],"technique.":[44],"DOS":[46],"technique":[47],"takes":[48],"as":[49,64],"input,":[50],"simulations":[51],"results":[52],"floating":[55],"gate":[56],"transistor":[57],"different":[59],"given":[60],"geometries":[61],"and":[62],"produces,":[63],"output,":[65],"polynomial":[67],"equation":[68],"threshold":[71,89],"voltage":[72],"in":[73],"function":[74],"cell's":[77],"parameters.":[79],"realized":[84],"by":[85],"comparing":[86],"measured":[88],"voltages":[90],"dynamically":[97],"computed":[98],"ones.":[99],"From":[100],"comparison,":[102],"potentially":[104],"defective":[105],"parameters":[107],"are":[108],"automatically":[109],"extracted.":[110]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}