{"id":"https://openalex.org/W2104309583","doi":"https://doi.org/10.1109/test.1988.207776","title":"Integrated pin electronics for a VLSI test system","display_name":"Integrated pin electronics for a VLSI test system","publication_year":2003,"publication_date":"2003-01-06","ids":{"openalex":"https://openalex.org/W2104309583","doi":"https://doi.org/10.1109/test.1988.207776","mag":"2104309583"},"language":"en","primary_location":{"id":"doi:10.1109/test.1988.207776","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.1988.207776","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Test Conference 1988 Proceeding@m_New Frontiers in Testing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082818203","display_name":"C.W. Branson","orcid":null},"institutions":[{"id":"https://openalex.org/I1282770075","display_name":"Tektronix (United States)","ror":"https://ror.org/04kw5s604","country_code":"US","type":"company","lineage":["https://openalex.org/I1282770075"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"C. Branson","raw_affiliation_strings":["Semiconductor Test Systems Division, Tektronix, Inc., Beaverton, OR, USA","Tektronix Inc., Beaverton, OR, USA"],"affiliations":[{"raw_affiliation_string":"Semiconductor Test Systems Division, Tektronix, Inc., Beaverton, OR, USA","institution_ids":["https://openalex.org/I1282770075"]},{"raw_affiliation_string":"Tektronix Inc., Beaverton, OR, USA","institution_ids":["https://openalex.org/I1282770075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050572099","display_name":"Donald F. Murray","orcid":null},"institutions":[{"id":"https://openalex.org/I1282770075","display_name":"Tektronix (United States)","ror":"https://ror.org/04kw5s604","country_code":"US","type":"company","lineage":["https://openalex.org/I1282770075"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Murray","raw_affiliation_strings":["Semiconductor Test Systems Division, Tektronix, Inc., Beaverton, OR, USA","Tektronix Inc., Beaverton, OR, USA"],"affiliations":[{"raw_affiliation_string":"Semiconductor Test Systems Division, Tektronix, Inc., Beaverton, OR, USA","institution_ids":["https://openalex.org/I1282770075"]},{"raw_affiliation_string":"Tektronix Inc., Beaverton, OR, USA","institution_ids":["https://openalex.org/I1282770075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027418865","display_name":"Shawn Sullivan","orcid":null},"institutions":[{"id":"https://openalex.org/I1282770075","display_name":"Tektronix (United States)","ror":"https://ror.org/04kw5s604","country_code":"US","type":"company","lineage":["https://openalex.org/I1282770075"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Sullivan","raw_affiliation_strings":["Semiconductor Test Systems Division, Tektronix, Inc., Beaverton, OR, USA","Tektronix Inc., Beaverton, OR, USA"],"affiliations":[{"raw_affiliation_string":"Semiconductor Test Systems Division, Tektronix, Inc., Beaverton, OR, USA","institution_ids":["https://openalex.org/I1282770075"]},{"raw_affiliation_string":"Tektronix Inc., Beaverton, OR, USA","institution_ids":["https://openalex.org/I1282770075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5082818203"],"corresponding_institution_ids":["https://openalex.org/I1282770075"],"apc_list":null,"apc_paid":null,"fwci":0.2515,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.54544569,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"23","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8180059194564819},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7575860023498535},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.7536759972572327},{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.6224987506866455},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.530174732208252},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5156489610671997},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.47219905257225037},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4386175274848938},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4241608679294586},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3889794945716858},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32362306118011475},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32136204838752747},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3079875707626343},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.068840891122818},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.051222383975982666}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8180059194564819},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7575860023498535},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.7536759972572327},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.6224987506866455},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.530174732208252},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5156489610671997},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.47219905257225037},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4386175274848938},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4241608679294586},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3889794945716858},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32362306118011475},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32136204838752747},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3079875707626343},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.068840891122818},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.051222383975982666},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.1988.207776","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.1988.207776","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Test Conference 1988 Proceeding@m_New Frontiers in Testing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1601270794","https://openalex.org/W1639320503"],"related_works":["https://openalex.org/W2034349229","https://openalex.org/W1972415042","https://openalex.org/W4366783034","https://openalex.org/W2005410346","https://openalex.org/W3004219868","https://openalex.org/W4313221225","https://openalex.org/W2150642609","https://openalex.org/W4306816370","https://openalex.org/W2189390720","https://openalex.org/W2042511722"],"abstract_inverted_index":{"Drivers,":[0],"comparators,":[1],"active":[2],"loads,":[3],"and":[4,38],"per-pin":[5],"timing":[6],"circuitry":[7],"for":[8],"a":[9],"VLSI":[10],"test":[11],"system":[12],"are":[13,41],"placed":[14],"in":[15],"two":[16],"CMOS":[17,47],"integrated":[18],"circuits.":[19],"This":[20],"level":[21],"of":[22,46],"integration":[23],"allows":[24],"fast,":[25],"low-capacitance":[26],"pin":[27],"electronics":[28],"to":[29,43],"be":[30],"manufactured":[31],"at":[32],"relatively":[33],"low":[34],"cost.":[35],"Novel":[36],"design":[37],"calibration":[39],"techniques":[40],"used":[42],"overcome":[44],"limitations":[45],"technology.<":[48],"<ETX":[49],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[50],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[51]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}