{"id":"https://openalex.org/W7130350715","doi":"https://doi.org/10.1109/tencon66050.2025.11375418","title":"Design, Optimization and Verification of the AMBA APB4 Protocol for Low-Power SoC Applications","display_name":"Design, Optimization and Verification of the AMBA APB4 Protocol for Low-Power SoC Applications","publication_year":2025,"publication_date":"2025-10-27","ids":{"openalex":"https://openalex.org/W7130350715","doi":"https://doi.org/10.1109/tencon66050.2025.11375418"},"language":null,"primary_location":{"id":"doi:10.1109/tencon66050.2025.11375418","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon66050.2025.11375418","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TENCON 2025 - 2025 IEEE Region 10 Conference (TENCON)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5126333521","display_name":"Avneesh Singh","orcid":null},"institutions":[{"id":"https://openalex.org/I9747756","display_name":"Atal Bihari Vajpayee Indian Institute of Information Technology and Management","ror":"https://ror.org/008b3ap06","country_code":"IN","type":"education","lineage":["https://openalex.org/I9747756"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Avneesh Singh","raw_affiliation_strings":["ABV-Indian Institute of Information Technology and Management,Department of Electrical and Electronics Engineering,Gwalior,M.P.,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ABV-Indian Institute of Information Technology and Management,Department of Electrical and Electronics Engineering,Gwalior,M.P.,India","institution_ids":["https://openalex.org/I9747756"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024099370","display_name":"Alok Kumar Kamal","orcid":"https://orcid.org/0000-0002-9211-4368"},"institutions":[{"id":"https://openalex.org/I9747756","display_name":"Atal Bihari Vajpayee Indian Institute of Information Technology and Management","ror":"https://ror.org/008b3ap06","country_code":"IN","type":"education","lineage":["https://openalex.org/I9747756"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Alok Kumar Kamal","raw_affiliation_strings":["ABV-Indian Institute of Information Technology and Management,Department of Electrical and Electronics Engineering,Gwalior,M.P.,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ABV-Indian Institute of Information Technology and Management,Department of Electrical and Electronics Engineering,Gwalior,M.P.,India","institution_ids":["https://openalex.org/I9747756"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024692092","display_name":"Sushant Kumar","orcid":"https://orcid.org/0000-0002-7577-9819"},"institutions":[{"id":"https://openalex.org/I9747756","display_name":"Atal Bihari Vajpayee Indian Institute of Information Technology and Management","ror":"https://ror.org/008b3ap06","country_code":"IN","type":"education","lineage":["https://openalex.org/I9747756"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Somesh Kumar","raw_affiliation_strings":["ABV-Indian Institute of Information Technology and Management,Department of Electrical and Electronics Engineering,Gwalior,M.P.,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ABV-Indian Institute of Information Technology and Management,Department of Electrical and Electronics Engineering,Gwalior,M.P.,India","institution_ids":["https://openalex.org/I9747756"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I9747756"],"apc_list":null,"apc_paid":null,"fwci":3.4704,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.94346722,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"880","last_page":"884"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.33480000495910645,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.33480000495910645,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.2858000099658966,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.2581000030040741,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.9212999939918518},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.714900016784668},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.6462000012397766},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.536300003528595},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.51910001039505},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4618000090122223},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.33649998903274536},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.3312000036239624}],"concepts":[{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.9212999939918518},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7675999999046326},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7178000211715698},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.714900016784668},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.6462000012397766},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.536300003528595},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.51910001039505},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4618000090122223},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37619999051094055},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.33649998903274536},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.3312000036239624},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.32850000262260437},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.311599999666214},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.301800012588501},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29589998722076416},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.2849000096321106},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.2842000126838684},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.27239999175071716},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.2597000002861023},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.25200000405311584}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tencon66050.2025.11375418","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon66050.2025.11375418","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TENCON 2025 - 2025 IEEE Region 10 Conference (TENCON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5585585832595825,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2059059049","https://openalex.org/W2088993860","https://openalex.org/W2558611659","https://openalex.org/W2901582455","https://openalex.org/W2941320288","https://openalex.org/W2955998213","https://openalex.org/W2990407119","https://openalex.org/W4399574597","https://openalex.org/W4399908568","https://openalex.org/W4408443051"],"related_works":[],"abstract_inverted_index":{"The":[0],"Advanced":[1],"Peripheral":[2],"Bus":[3],"(APB4)":[4],"protocol,":[5],"a":[6,110,132,141],"component":[7],"of":[8,32],"the":[9,27,33,47,128],"AMBA":[10],"4":[11],"specification,":[12],"is":[13],"designed":[14],"to":[15,19,59,121],"connect":[16],"low-bandwidth":[17],"peripherals":[18],"high-performance":[20],"system-on-chip":[21],"(SoC)":[22],"designs.":[23],"This":[24,125],"paper":[25],"presents":[26],"design,":[28],"implementation,":[29],"and":[30,39,56,63,66,73,83,91,103,116,143],"verification":[31,77,145],"APB4":[34,49,129],"protocol":[35,50,85,96,130],"using":[36,70,89,100],"Verilog":[37],"HDL":[38],"SystemVerilog-based":[40],"Universal":[41],"Verification":[42],"Methodology":[43],"(UVM).":[44],"We":[45],"extend":[46],"standard":[48],"by":[51],"incorporating":[52],"power":[53,61,104,115],"gating":[54],"techniques":[55],"burst-mode":[57],"support":[58],"enhance":[60],"efficiency":[62],"throughput.":[64],"Simulation":[65,87],"synthesis":[67,99],"were":[68],"performed":[69],"Xilinx":[71,101],"Vivado":[72,102],"Synopsys":[74,92],"VCS,":[75],"with":[76,148],"data":[78],"showing":[79],"100%":[80],"functional":[81],"coverage":[82],"zero":[84],"violations.":[86],"results":[88],"ModelSim":[90],"VCS":[93],"confirm":[94],"accurate":[95],"behavior,":[97],"while":[98],"analysis":[105],"via":[106],"XPower":[107],"Analyzer":[108],"demonstrate":[109],"66%":[111],"reduction":[112],"in":[113],"dynamic":[114],"7%":[117],"area":[118],"optimization":[119],"compared":[120],"prior":[122],"APB":[123],"implementations.":[124],"work":[126],"positions":[127],"as":[131],"viable":[133],"low-power":[134],"solution":[135],"for":[136],"energy-constrained":[137],"SoC":[138],"designs,":[139],"providing":[140],"reusable":[142],"modular":[144],"infrastructure":[146],"aligned":[147],"modern":[149],"digital":[150],"design":[151],"flows.":[152]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-02-19T00:00:00"}