{"id":"https://openalex.org/W7130427063","doi":"https://doi.org/10.1109/tencon66050.2025.11375089","title":"Guidelines and Logistics for Manufacturing RISC-V Vanilla Silicon Chips Using SkyWater 130nm OpenPDK","display_name":"Guidelines and Logistics for Manufacturing RISC-V Vanilla Silicon Chips Using SkyWater 130nm OpenPDK","publication_year":2025,"publication_date":"2025-10-27","ids":{"openalex":"https://openalex.org/W7130427063","doi":"https://doi.org/10.1109/tencon66050.2025.11375089"},"language":null,"primary_location":{"id":"doi:10.1109/tencon66050.2025.11375089","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon66050.2025.11375089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TENCON 2025 - 2025 IEEE Region 10 Conference (TENCON)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5126289885","display_name":"Anand K Vinu","orcid":null},"institutions":[{"id":"https://openalex.org/I20497027","display_name":"Cochin University of Science and Technology","ror":"https://ror.org/00a4kqq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I20497027"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anand K Vinu","raw_affiliation_strings":["Cochin University of Science and Technology,Department of Computer Science,Kochi,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cochin University of Science and Technology,Department of Computer Science,Kochi,India","institution_ids":["https://openalex.org/I20497027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032781282","display_name":"Sahil Athrij","orcid":null},"institutions":[{"id":"https://openalex.org/I1304085615","display_name":"Nvidia (United Kingdom)","ror":"https://ror.org/02kr42612","country_code":"GB","type":"company","lineage":["https://openalex.org/I1304085615","https://openalex.org/I4210127875"]},{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Sahil Athrij","raw_affiliation_strings":["Nvidia,Sanjose,United States of America"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nvidia,Sanjose,United States of America","institution_ids":["https://openalex.org/I1304085615","https://openalex.org/I4210127875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5126307575","display_name":"Asna V A","orcid":null},"institutions":[{"id":"https://openalex.org/I20497027","display_name":"Cochin University of Science and Technology","ror":"https://ror.org/00a4kqq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I20497027"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Asna V A","raw_affiliation_strings":["Cochin University of Science and Technology,Department of Computer Science,Kochi,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cochin University of Science and Technology,Department of Computer Science,Kochi,India","institution_ids":["https://openalex.org/I20497027"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.70939807,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"638","last_page":"641"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13436","display_name":"Space Technology and Applications","score":0.17810000479221344,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13436","display_name":"Space Technology and Applications","score":0.17810000479221344,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.08990000188350677,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.07289999723434448,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.708899974822998},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6233999729156494},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5723999738693237},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41600000858306885},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.4007999897003174},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.39660000801086426},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.3921000063419342},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.36910000443458557},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.36480000615119934}],"concepts":[{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.708899974822998},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6266000270843506},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6233999729156494},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5723999738693237},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5670999884605408},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.43299999833106995},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41600000858306885},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.4007999897003174},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.39660000801086426},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.3921000063419342},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3917999863624573},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37049999833106995},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.36910000443458557},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.36480000615119934},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.3368000090122223},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3361000120639801},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.3327000141143799},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.3255999982357025},{"id":"https://openalex.org/C186644900","wikidata":"https://www.wikidata.org/wiki/Q194152","display_name":"Parsing","level":2,"score":0.32510000467300415},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.32429999113082886},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.32280001044273376},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3077999949455261},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.3073999881744385},{"id":"https://openalex.org/C21880701","wikidata":"https://www.wikidata.org/wiki/Q2144042","display_name":"Process engineering","level":1,"score":0.3000999987125397},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.2944999933242798},{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.2939000129699707},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.29190000891685486},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.2906999886035919},{"id":"https://openalex.org/C2778348673","wikidata":"https://www.wikidata.org/wiki/Q739302","display_name":"Production (economics)","level":2,"score":0.2824999988079071},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.27230000495910645},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2705000042915344},{"id":"https://openalex.org/C33499554","wikidata":"https://www.wikidata.org/wiki/Q1417134","display_name":"Dashboard","level":2,"score":0.26579999923706055},{"id":"https://openalex.org/C60044698","wikidata":"https://www.wikidata.org/wiki/Q1283324","display_name":"Refining (metallurgy)","level":2,"score":0.2619999945163727},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.25929999351501465},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25690001249313354},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.251800000667572}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tencon66050.2025.11375089","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon66050.2025.11375089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TENCON 2025 - 2025 IEEE Region 10 Conference (TENCON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5137293338775635}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2066318278"],"related_works":[],"abstract_inverted_index":{"Designing":[0],"Reduced":[1],"Instruction":[2],"Set":[3],"Computer":[4],"-":[5],"Five":[6],"(RISC-V)":[7],"vanilla":[8],"silicon":[9],"chips":[10],"using":[11,69],"the":[12,45,87],"SkyWater":[13,46],"130nm":[14,47],"Open":[15],"Process":[16],"Design":[17],"Kit":[18],"(PDK)":[19],"and":[20,41,51,67,89,98],"OpenLane":[21],"toolchain":[22],"follows":[23],"a":[24],"structured":[25],"methodology":[26],"from":[27],"setup":[28],"to":[29],"Graphic":[30],"Data":[31],"System":[32,80],"II":[33],"(GDSII)":[34],"layout.":[35],"RISC-V's":[36],"open-source":[37,70],"architecture":[38],"offers":[39],"flexibility":[40],"cost":[42],"efficiency,":[43],"while":[44],"node":[48],"balances":[49],"performance":[50],"cost.":[52],"The":[53],"process":[54],"includes":[55],"defining":[56],"chip":[57],"functionality,":[58],"Register":[59],"Transfer":[60],"Level":[61],"(RTL)":[62],"coding,":[63],"synthesis,":[64],"placement,":[65],"routing,":[66],"verification":[68],"tools.":[71],"Challenges,":[72],"such":[73],"as":[74],"issues":[75],"with":[76],"Yosys":[77],"parsing":[78],"complex":[79],"Verilog":[81],"code,":[82],"were":[83],"addressed":[84],"by":[85],"simplifying":[86],"code":[88],"refining":[90],"synthesis":[91],"steps.":[92],"This":[93],"approach":[94],"enhances":[95],"design":[96],"efficiency":[97],"fosters":[99],"innovation":[100],"in":[101],"semiconductor":[102],"technology.":[103]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-02-19T00:00:00"}