{"id":"https://openalex.org/W4388894624","doi":"https://doi.org/10.1109/tencon58879.2023.10322438","title":"FPGA Implementation and Architecture Design of Polar Encoder for 5G-NR","display_name":"FPGA Implementation and Architecture Design of Polar Encoder for 5G-NR","publication_year":2023,"publication_date":"2023-10-31","ids":{"openalex":"https://openalex.org/W4388894624","doi":"https://doi.org/10.1109/tencon58879.2023.10322438"},"language":"en","primary_location":{"id":"doi:10.1109/tencon58879.2023.10322438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon58879.2023.10322438","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TENCON 2023 - 2023 IEEE Region 10 Conference (TENCON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093318836","display_name":"Harsha Rudramuniyappa","orcid":"https://orcid.org/0009-0005-0062-5785"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Harsha Rudramuniyappa","raw_affiliation_strings":["IIIT Bangalore,Department of ECE,India","Department of ECE, IIIT Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIIT Bangalore,Department of ECE,India","institution_ids":["https://openalex.org/I181514455"]},{"raw_affiliation_string":"Department of ECE, IIIT Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067948689","display_name":"Samudrala Soujanya","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Samudrala Soujanya","raw_affiliation_strings":["IIIT Bangalore,Department of ECE,India","Department of ECE, IIIT Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIIT Bangalore,Department of ECE,India","institution_ids":["https://openalex.org/I181514455"]},{"raw_affiliation_string":"Department of ECE, IIIT Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114101660","display_name":"Rochak Jain","orcid":null},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rochak Jain","raw_affiliation_strings":["IIT Roorkee,Department of ECE,India","Department of ECE, IIT Roorkee, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIT Roorkee,Department of ECE,India","institution_ids":["https://openalex.org/I154851008"]},{"raw_affiliation_string":"Department of ECE, IIT Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Naveed Anjum","orcid":null},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Naveed Anjum","raw_affiliation_strings":["IIT Roorkee,Department of ECE,India","Department of ECE, IIT Roorkee, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIT Roorkee,Department of ECE,India","institution_ids":["https://openalex.org/I154851008"]},{"raw_affiliation_string":"Department of ECE, IIT Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090868094","display_name":"Prem Singh","orcid":"https://orcid.org/0000-0002-4649-4152"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prem Singh","raw_affiliation_strings":["IIIT Bangalore,Department of ECE,India","Department of ECE, IIIT Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIIT Bangalore,Department of ECE,India","institution_ids":["https://openalex.org/I181514455"]},{"raw_affiliation_string":"Department of ECE, IIIT Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041137553","display_name":"Ekant Sharma","orcid":"https://orcid.org/0000-0003-0735-4701"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ekant Sharma","raw_affiliation_strings":["IIT Roorkee,Department of ECE,India","Department of ECE, IIT Roorkee, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIT Roorkee,Department of ECE,India","institution_ids":["https://openalex.org/I154851008"]},{"raw_affiliation_string":"Department of ECE, IIT Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9483,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.77456677,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"535","last_page":"540"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7251429557800293},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6859463453292847},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.6149770021438599},{"id":"https://openalex.org/keywords/polar-code","display_name":"Polar code","score":0.5537595748901367},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5449615120887756},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4402187168598175},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.43438491225242615},{"id":"https://openalex.org/keywords/polar","display_name":"Polar","score":0.41381001472473145},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40925562381744385},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3531530201435089},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21616435050964355},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09460717439651489},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.08738753199577332}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7251429557800293},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6859463453292847},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.6149770021438599},{"id":"https://openalex.org/C2778396592","wikidata":"https://www.wikidata.org/wiki/Q7209069","display_name":"Polar code","level":3,"score":0.5537595748901367},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5449615120887756},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4402187168598175},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.43438491225242615},{"id":"https://openalex.org/C29705727","wikidata":"https://www.wikidata.org/wiki/Q294562","display_name":"Polar","level":2,"score":0.41381001472473145},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40925562381744385},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3531530201435089},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21616435050964355},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09460717439651489},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.08738753199577332},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C1276947","wikidata":"https://www.wikidata.org/wiki/Q333","display_name":"Astronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tencon58879.2023.10322438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon58879.2023.10322438","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TENCON 2023 - 2023 IEEE Region 10 Conference (TENCON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2558172404","https://openalex.org/W2899111992","https://openalex.org/W2982454440","https://openalex.org/W2999759127","https://openalex.org/W3089013019","https://openalex.org/W4200022504","https://openalex.org/W4295308373"],"related_works":["https://openalex.org/W2364622490","https://openalex.org/W2963228343","https://openalex.org/W2111408175","https://openalex.org/W1599814246","https://openalex.org/W3106389544","https://openalex.org/W3080200660","https://openalex.org/W3196757433","https://openalex.org/W1514186088","https://openalex.org/W2082276651","https://openalex.org/W2976369658"],"abstract_inverted_index":{"This":[0],"work":[1],"focuses":[2],"on":[3,123,143],"the":[4,8,28,40,50,75,80,83,106,112,118,124,131,134,144],"FPGA":[5],"implementation":[6,116,135],"of":[7,82,114,133,138],"3GPP":[9,103],"complaint":[10],"polar":[11,20,25,29,35,76,84,107],"encoder":[12],"for":[13,27],"5G-new":[14],"radio":[15],"(NR).":[16],"We":[17,32,110],"use":[18],"Xilinx's":[19],"intellectual":[21],"property":[22],"(IP)":[23],"aka":[24],"IP":[26,37],"encoding":[30],"functionality.":[31],"design":[33],"a":[34,55,62,86],"configuration":[36,94,108],"by":[38],"generating":[39],"bit":[41],"allocation":[42],"(BA)":[43],"table,":[44],"configuring":[45],"register":[46],"values":[47],"and":[48,66,97,140],"passing":[49],"right":[51],"control":[52],"parameters.":[53],"Next,":[54],"parameter":[56],"handler":[57],"is":[58,61,90],"developed":[59],"which":[60],"memory":[63],"mapped":[64],"module":[65],"provides":[67,93],"an":[68],"advanced":[69],"extensible":[70],"interface":[71,73],"(AXI)-lite":[72],"to":[74,105],"IP.":[77,109],"To":[78],"test":[79,88],"functionality":[81],"IP,":[85],"Verilog":[87],"bench":[89],"developed.":[91],"It":[92],"parameters,":[95],"payload":[96],"BA":[98],"table":[99],"in":[100,136],"compliance":[101],"with":[102,117],"standards":[104],"verify":[111],"output":[113],"our":[115],"Matlab":[119],"5G-NR":[120],"built-in":[121],"library":[122],"Xilinx":[125],"evaluation":[126,145],"board.":[127,146],"Our":[128],"results":[129],"show":[130],"efficiency":[132],"terms":[137],"latency":[139],"resource":[141],"utilization":[142]},"counts_by_year":[{"year":2025,"cited_by_count":5}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}