{"id":"https://openalex.org/W3114375939","doi":"https://doi.org/10.1109/tencon50793.2020.9293826","title":"Defect Tolerant Approach for Reliable Majority Voter Design Using Quadded Transistor Logic","display_name":"Defect Tolerant Approach for Reliable Majority Voter Design Using Quadded Transistor Logic","publication_year":2020,"publication_date":"2020-11-16","ids":{"openalex":"https://openalex.org/W3114375939","doi":"https://doi.org/10.1109/tencon50793.2020.9293826","mag":"3114375939"},"language":"en","primary_location":{"id":"doi:10.1109/tencon50793.2020.9293826","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon50793.2020.9293826","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE REGION 10 CONFERENCE (TENCON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070724857","display_name":"Atin Mukherjee","orcid":"https://orcid.org/0000-0002-5887-3563"},"institutions":[{"id":"https://openalex.org/I16292982","display_name":"National Institute of Technology Rourkela","ror":"https://ror.org/011gmn932","country_code":"IN","type":"education","lineage":["https://openalex.org/I16292982"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Atin Mukherjee","raw_affiliation_strings":["National Institute of Technology Rourkela, Rourkela, India"],"affiliations":[{"raw_affiliation_string":"National Institute of Technology Rourkela, Rourkela, India","institution_ids":["https://openalex.org/I16292982"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5070724857"],"corresponding_institution_ids":["https://openalex.org/I16292982"],"apc_list":null,"apc_paid":null,"fwci":0.2055,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.52995842,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"15","issue":null,"first_page":"165","last_page":"169"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.9591550827026367},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.9045321941375732},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6574649810791016},{"id":"https://openalex.org/keywords/tuple","display_name":"Tuple","score":0.6443654298782349},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6439168453216553},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6361771821975708},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5693469643592834},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4750421345233917},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.443854421377182},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.23241746425628662},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22797736525535583},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17870229482650757},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13963747024536133},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11539283394813538}],"concepts":[{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.9591550827026367},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.9045321941375732},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6574649810791016},{"id":"https://openalex.org/C118930307","wikidata":"https://www.wikidata.org/wiki/Q600590","display_name":"Tuple","level":2,"score":0.6443654298782349},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6439168453216553},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6361771821975708},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5693469643592834},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4750421345233917},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.443854421377182},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.23241746425628662},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22797736525535583},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17870229482650757},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13963747024536133},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11539283394813538},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tencon50793.2020.9293826","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon50793.2020.9293826","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE REGION 10 CONFERENCE (TENCON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.75}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1978326660","https://openalex.org/W2057734842","https://openalex.org/W2071310017","https://openalex.org/W2102566596","https://openalex.org/W2104489073","https://openalex.org/W2108967709","https://openalex.org/W2154344146","https://openalex.org/W2379517966","https://openalex.org/W2494933625","https://openalex.org/W2789666323","https://openalex.org/W2796256231","https://openalex.org/W2884748651","https://openalex.org/W2892814176","https://openalex.org/W2920912081","https://openalex.org/W6709857385","https://openalex.org/W6723149951","https://openalex.org/W6754690581"],"related_works":["https://openalex.org/W58658798","https://openalex.org/W3114375939","https://openalex.org/W2797678940","https://openalex.org/W3008821054","https://openalex.org/W2759696718","https://openalex.org/W2359816675","https://openalex.org/W2000379092","https://openalex.org/W2153096481","https://openalex.org/W2148616436","https://openalex.org/W1836055744"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"have":[4,64],"proposed":[5],"a":[6,53,78],"new":[7],"fault":[8],"tolerant":[9,80],"design":[10,77],"technique":[11,94],"for":[12,23,57],"majority":[13,40,81],"voter":[14,82],"that":[15,39,83],"is":[16,55],"used":[17,65],"in":[18,87],"selection":[19],"of":[20,52,59],"final":[21,50],"output":[22],"fault-tolerant":[24],"methods":[25],"like":[26],"N-tuple":[27,32],"modular":[28,92],"redundancy":[29,34,66,72,93],"(NMR)":[30],"and":[31,44,99],"interwoven":[33],"(NIR).":[35],"The":[36],"common":[37],"assumption":[38],"voters":[41,98],"are":[42],"robust":[43],"hence":[45],"does":[46],"not":[47],"affect":[48],"the":[49,60],"reliability":[51,88],"system,":[54],"false":[56],"most":[58],"practical":[61],"applications.":[62],"We":[63],"at":[67,73],"transistor":[68],"level":[69,75],"combined":[70],"with":[71],"gate":[74],"to":[76],"defect":[79],"provides":[84],"notable":[85],"improvement":[86],"over":[89],"conventional":[90],"triple":[91],"using":[95],"traditional":[96],"non-reliable":[97],"other":[100],"existing":[101],"methods.":[102]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}