{"id":"https://openalex.org/W3115328974","doi":"https://doi.org/10.1109/tencon50793.2020.9293799","title":"Implementation and Performance Evaluation of Novel Line Adder Architecture for Portable Systems : A Vedic Mathematics Approach","display_name":"Implementation and Performance Evaluation of Novel Line Adder Architecture for Portable Systems : A Vedic Mathematics Approach","publication_year":2020,"publication_date":"2020-11-16","ids":{"openalex":"https://openalex.org/W3115328974","doi":"https://doi.org/10.1109/tencon50793.2020.9293799","mag":"3115328974"},"language":"en","primary_location":{"id":"doi:10.1109/tencon50793.2020.9293799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon50793.2020.9293799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE REGION 10 CONFERENCE (TENCON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054530806","display_name":"Sudhanshu Janwadkar","orcid":"https://orcid.org/0000-0001-7793-5822"},"institutions":[{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sudhanshu Janwadkar","raw_affiliation_strings":["Department of Electronics Engineering, Sardar Vallabhbhai National Institute of Technology, Surat, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Sardar Vallabhbhai National Institute of Technology, Surat, India","institution_ids":["https://openalex.org/I42014448"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089756742","display_name":"Rasika Dhavse","orcid":null},"institutions":[{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rasika Dhavse","raw_affiliation_strings":["Department of Electronics Engineering, Sardar Vallabhbhai National Institute of Technology, Surat, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Sardar Vallabhbhai National Institute of Technology, Surat, India","institution_ids":["https://openalex.org/I42014448"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5054530806"],"corresponding_institution_ids":["https://openalex.org/I42014448"],"apc_list":null,"apc_paid":null,"fwci":0.2055,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.53063042,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"10","issue":null,"first_page":"153","last_page":"158"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9457881450653076},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7277325391769409},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6693700551986694},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.6239935159683228},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.5737826824188232},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5529322624206543},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4709264636039734},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46529802680015564},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40815675258636475},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4069908857345581},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18268626928329468},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0728498101234436}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9457881450653076},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7277325391769409},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6693700551986694},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.6239935159683228},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.5737826824188232},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5529322624206543},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4709264636039734},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46529802680015564},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40815675258636475},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4069908857345581},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18268626928329468},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0728498101234436},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tencon50793.2020.9293799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon50793.2020.9293799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE REGION 10 CONFERENCE (TENCON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1963965124","https://openalex.org/W2000920847","https://openalex.org/W2059448806","https://openalex.org/W2061021648","https://openalex.org/W2067371319","https://openalex.org/W2075005789","https://openalex.org/W2090473102","https://openalex.org/W2097414281","https://openalex.org/W2131647018","https://openalex.org/W2143462372","https://openalex.org/W2147847555","https://openalex.org/W2168543008","https://openalex.org/W2475121713","https://openalex.org/W2579900540","https://openalex.org/W2765411782","https://openalex.org/W2908923439","https://openalex.org/W2947163352","https://openalex.org/W2971056028","https://openalex.org/W2994663589","https://openalex.org/W3082437866","https://openalex.org/W4250041435","https://openalex.org/W6771202042"],"related_works":["https://openalex.org/W2072220574","https://openalex.org/W2489015823","https://openalex.org/W2516396101","https://openalex.org/W2186498568","https://openalex.org/W3004362061","https://openalex.org/W4297665406","https://openalex.org/W2162004439","https://openalex.org/W2558076308","https://openalex.org/W4285082868","https://openalex.org/W2120552212"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"design":[5],"and":[6,69,95,113,129,134,152],"implementation":[7,60],"of":[8,14,33,45,127,173,188,196],"novel":[9],"line":[10],"adder":[11,37,80,85,145,160,184,190,199],"architecture":[12,23,38,81,191],"capable":[13],"adding":[15],"multiple":[16,52],"addends":[17],"in":[18,176],"a":[19,43],"single":[20],"step.":[21],"The":[22,36,59,186],"is":[24,39,61,170],"derived":[25],"based":[26],"on":[27,103],"addition":[28],"algorithm":[29],"from":[30],"Shuddha":[31],"system":[32],"vedic":[34,144,189],"mathematics.":[35],"particularly":[40,62],"suitable":[41],"for":[42,64,87,138],"class":[44],"applications,":[46],"such":[47,121],"as":[48,122],"FIR":[49],"filter,":[50],"where":[51,67],"operands":[53],"are":[54,72,101,136],"required":[55],"to":[56],"be":[57],"added.":[58],"suited":[63],"portable":[65],"systems":[66],"area":[68],"power":[70,179],"consumption":[71,180],"highly":[73],"constrained.":[74],"We":[75],"then":[76],"quantitatively":[77],"compare":[78],"proposed":[79,143],"against":[82],"popular":[83],"Parallel-prefix":[84],"architectures":[86,100],"different":[88],"wordlengths":[89],"(N":[90],"=":[91],"4,":[92],"8,":[93],"16":[94],"32":[96],"bits).":[97],"All":[98],"the":[99,166],"implemented":[102],"Genesys2":[104],"board":[105],"(Xilinx":[106],"part":[107],"number":[108],"xc7k325t-2ffg900c)":[109],"using":[110],"VHDL":[111],"coding":[112],"Xilinx":[114],"Vivado":[115],"2016.2":[116],"platform.":[117],"Standard":[118],"performance":[119,187],"metrics":[120],"FPGA":[123,178],"device":[124],"utilization":[125],"(number":[126],"slices":[128,156],"logic":[130,150],"LUTs),":[131],"Power":[132],"Consumption":[133],"Performance":[135],"considered":[137],"comparison.":[139],"Results":[140],"indicate":[141],"that":[142,195],"occupies":[146],"35.12":[147],"%":[148,154,175],"lesser":[149,155],"LUTs":[151],"28.71":[153],"than":[157,181],"any":[158],"other":[159,183],"architectures,":[161],"under":[162],"consideration,":[163],"while":[164],"at":[165],"same":[167],"time,":[168],"there":[169],"an":[171],"improvement":[172],"9.1":[174],"on-chip":[177],"all":[182],"architectures.":[185],"draws":[192],"parallel":[193],"with":[194],"fastest":[197],"prefix":[198],"being":[200],"considered.":[201]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}