{"id":"https://openalex.org/W2995948782","doi":"https://doi.org/10.1109/tencon.2019.8929631","title":"Current-mode SIMO universal filter realization using dual-X multi output current conveyor","display_name":"Current-mode SIMO universal filter realization using dual-X multi output current conveyor","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W2995948782","doi":"https://doi.org/10.1109/tencon.2019.8929631","mag":"2995948782"},"language":"en","primary_location":{"id":"doi:10.1109/tencon.2019.8929631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon.2019.8929631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TENCON 2019 - 2019 IEEE Region 10 Conference (TENCON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029357965","display_name":"Ashok Kumar","orcid":"https://orcid.org/0000-0002-0733-9504"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Ashok Kumar","raw_affiliation_strings":["Dept. of ECE, Samrat Ashok Technological Institute, Vidisha, India"],"affiliations":[{"raw_affiliation_string":"Dept. of ECE, Samrat Ashok Technological Institute, Vidisha, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040193894","display_name":"Ajay Kumar Kushwaha","orcid":"https://orcid.org/0000-0002-9666-2214"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ajay Kumar Kushwaha","raw_affiliation_strings":["Dept. of E&TC Engineering, Government Engineering College, Raipur, India"],"affiliations":[{"raw_affiliation_string":"Dept. of E&TC Engineering, Government Engineering College, Raipur, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008911871","display_name":"Nikhil Chander","orcid":"https://orcid.org/0000-0001-8840-8630"},"institutions":[{"id":"https://openalex.org/I4210121466","display_name":"Indian Institute of Technology Bhilai","ror":"https://ror.org/02sscsx71","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210121466"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nikhil Chander","raw_affiliation_strings":["Dept. of Electrical Engineering and Computer Science, Indian Institute of Technology Bhilai, Raipur, India"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering and Computer Science, Indian Institute of Technology Bhilai, Raipur, India","institution_ids":["https://openalex.org/I4210121466"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5029357965"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.1501857,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"2179","last_page":"2183"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11230","display_name":"Innovative Energy Harvesting Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/current-conveyor","display_name":"Current conveyor","score":0.9478030204772949},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6418446898460388},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.6403580904006958},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.6298103928565979},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5985935926437378},{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.5232897400856018},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5230804085731506},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5193315744400024},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5186864137649536},{"id":"https://openalex.org/keywords/butterworth-filter","display_name":"Butterworth filter","score":0.47738999128341675},{"id":"https://openalex.org/keywords/all-pass-filter","display_name":"All-pass filter","score":0.46600016951560974},{"id":"https://openalex.org/keywords/band-pass-filter","display_name":"Band-pass filter","score":0.4415540099143982},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.4355507493019104},{"id":"https://openalex.org/keywords/electronic-filter-topology","display_name":"Electronic filter topology","score":0.4155998229980469},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.394962340593338},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.365836501121521},{"id":"https://openalex.org/keywords/high-pass-filter","display_name":"High-pass filter","score":0.3326704502105713},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.31487414240837097},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25002816319465637},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20066946744918823}],"concepts":[{"id":"https://openalex.org/C110252649","wikidata":"https://www.wikidata.org/wiki/Q5195095","display_name":"Current conveyor","level":4,"score":0.9478030204772949},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6418446898460388},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.6403580904006958},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.6298103928565979},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5985935926437378},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.5232897400856018},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5230804085731506},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5193315744400024},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5186864137649536},{"id":"https://openalex.org/C70757512","wikidata":"https://www.wikidata.org/wiki/Q1018162","display_name":"Butterworth filter","level":5,"score":0.47738999128341675},{"id":"https://openalex.org/C47427576","wikidata":"https://www.wikidata.org/wiki/Q1431902","display_name":"All-pass filter","level":5,"score":0.46600016951560974},{"id":"https://openalex.org/C147788027","wikidata":"https://www.wikidata.org/wiki/Q2718101","display_name":"Band-pass filter","level":2,"score":0.4415540099143982},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.4355507493019104},{"id":"https://openalex.org/C26441681","wikidata":"https://www.wikidata.org/wiki/Q5358359","display_name":"Electronic filter topology","level":5,"score":0.4155998229980469},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.394962340593338},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.365836501121521},{"id":"https://openalex.org/C156137958","wikidata":"https://www.wikidata.org/wiki/Q262754","display_name":"High-pass filter","level":4,"score":0.3326704502105713},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.31487414240837097},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25002816319465637},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20066946744918823}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tencon.2019.8929631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon.2019.8929631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TENCON 2019 - 2019 IEEE Region 10 Conference (TENCON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2012993871","https://openalex.org/W2023323388","https://openalex.org/W2031894492","https://openalex.org/W2050589500","https://openalex.org/W2095414552","https://openalex.org/W2109191634","https://openalex.org/W2132809285"],"related_works":["https://openalex.org/W2150714587","https://openalex.org/W2586141080","https://openalex.org/W2739282933","https://openalex.org/W4385692266","https://openalex.org/W1982411667","https://openalex.org/W2323335032","https://openalex.org/W1492592725","https://openalex.org/W2783964349","https://openalex.org/W2030193833","https://openalex.org/W2988227767"],"abstract_inverted_index":{"In":[0],"this":[1],"article,":[2],"new":[3],"single-input-multiple-output":[4],"(SIMO)-type":[5],"current-mode":[6],"(CM)":[7],"universal":[8],"filter":[9,37,44,87],"is":[10,71,113],"realized":[11],"using":[12],"two":[13,21,23],"dual-X":[14],"second":[15],"generation":[16],"multi-output":[17],"current":[18,80],"conveyor":[19],"(DX-MOCCII).,":[20],"resistor,":[22],"capacitor":[24],"and":[25,49,53,59,93],"single":[26],"nMOS":[27],"transistor":[28],"used":[29],"to":[30],"operate":[31],"in":[32,79],"linear":[33],"region.":[34],"The":[35,83,108],"presented":[36,111],"circuit":[38],"can":[39,100],"give":[40],"all":[41],"five":[42],"standard":[43],"functions":[45],"simultaneously,":[46],"namely":[47],"low":[48],"high":[50,65],"pass":[51],"(LP":[52],"HP),":[54],"notch":[55],"(NH),":[56],"band-pass":[57],"(BP),":[58],"all-pass":[60],"(AP)":[61],"outputs":[62],"at":[63],"various":[64],"impedance":[66],"output":[67],"terminals.":[68],"This":[69],"approach":[70],"beneficial":[72],"for":[73],"providing":[74],"a":[75],"facile":[76],"cascading":[77],"scheme":[78],"mode":[81],"operations.":[82],"parameters":[84],"of":[85,110],"the":[86,104,124],"such":[88],"as":[89],"quality":[90],"factor":[91],"(Q)":[92],"frequency":[94],"(\u03c9":[95],"<sub":[96],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[97],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">o</sub>":[98],")":[99],"be":[101],"tuned":[102],"through":[103],"grounded":[105],"passive":[106],"elements.":[107],"functionality":[109],"circuits":[112],"verified":[114],"by":[115],"SPICE":[116],"(OrCAD)":[117],"simulations,":[118],"which":[119],"show":[120],"well":[121],"agreement":[122],"with":[123],"proposed":[125],"theory.":[126]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}