{"id":"https://openalex.org/W2995698820","doi":"https://doi.org/10.1109/tencon.2019.8929593","title":"SRAM cell with better read and write stability with Minimum area","display_name":"SRAM cell with better read and write stability with Minimum area","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W2995698820","doi":"https://doi.org/10.1109/tencon.2019.8929593","mag":"2995698820"},"language":"en","primary_location":{"id":"doi:10.1109/tencon.2019.8929593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon.2019.8929593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TENCON 2019 - 2019 IEEE Region 10 Conference (TENCON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051118545","display_name":"B. Naresh Kumar Reddy","orcid":"https://orcid.org/0000-0001-8434-3673"},"institutions":[{"id":"https://openalex.org/I4210138731","display_name":"ICFAI Foundation for Higher Education","ror":"https://ror.org/04p3pp808","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210138731"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"B. Naresh Kumar Reddy","raw_affiliation_strings":["ICFAI Foundation for Higher Education, Faculty of Science and Technology, Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"ICFAI Foundation for Higher Education, Faculty of Science and Technology, Hyderabad, India","institution_ids":["https://openalex.org/I4210138731"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024084480","display_name":"K. Sarangam","orcid":null},"institutions":[{"id":"https://openalex.org/I121750182","display_name":"National Institute of Technology Warangal","ror":"https://ror.org/017ebfz38","country_code":"IN","type":"education","lineage":["https://openalex.org/I121750182"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K Sarangam","raw_affiliation_strings":["Department of ECE, NIT Warangal, India"],"affiliations":[{"raw_affiliation_string":"Department of ECE, NIT Warangal, India","institution_ids":["https://openalex.org/I121750182"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032348953","display_name":"T. Veeraiah","orcid":null},"institutions":[{"id":"https://openalex.org/I4210164565","display_name":"Mahindra University","ror":"https://ror.org/05751b994","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210164565"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"T. Veeraiah","raw_affiliation_strings":["Department of CSE, Mahindra Ecole Centrale, Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"Department of CSE, Mahindra Ecole Centrale, Hyderabad, India","institution_ids":["https://openalex.org/I4210164565"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082365220","display_name":"Ramalingaswamy Cheruku","orcid":"https://orcid.org/0000-0003-1677-5321"},"institutions":[{"id":"https://openalex.org/I4387155265","display_name":"International Institute of Information Technology","ror":"https://ror.org/016kfyg29","country_code":null,"type":"facility","lineage":["https://openalex.org/I4387155265"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ramalingaswamy Cheruku","raw_affiliation_strings":["Department of CSE, IIIT Naya Raipur, Chhattisgarh, India"],"affiliations":[{"raw_affiliation_string":"Department of CSE, IIIT Naya Raipur, Chhattisgarh, India","institution_ids":["https://openalex.org/I4387155265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5051118545"],"corresponding_institution_ids":["https://openalex.org/I4210138731"],"apc_list":null,"apc_paid":null,"fwci":1.6692,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.84895416,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"2164","last_page":"2167"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9166004061698914},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5775063037872314},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5433046221733093},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4975927174091339},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.49495333433151245},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4894367754459381},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3882942795753479},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2739720344543457},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2687142491340637},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1613767445087433}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9166004061698914},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5775063037872314},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5433046221733093},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4975927174091339},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.49495333433151245},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4894367754459381},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3882942795753479},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2739720344543457},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2687142491340637},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1613767445087433},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tencon.2019.8929593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon.2019.8929593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TENCON 2019 - 2019 IEEE Region 10 Conference (TENCON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1496316476","https://openalex.org/W1505220924","https://openalex.org/W1969775274","https://openalex.org/W1984048874","https://openalex.org/W1989243598","https://openalex.org/W1995329733","https://openalex.org/W2004965314","https://openalex.org/W2035589388","https://openalex.org/W2066877134","https://openalex.org/W2067168777","https://openalex.org/W2105175332","https://openalex.org/W2106507957","https://openalex.org/W2122618758","https://openalex.org/W2133613965","https://openalex.org/W2153090059","https://openalex.org/W2155275912","https://openalex.org/W2158267481","https://openalex.org/W2164330002","https://openalex.org/W2167210005","https://openalex.org/W2397682474","https://openalex.org/W6630193252","https://openalex.org/W6682981187","https://openalex.org/W6684776622"],"related_works":["https://openalex.org/W2547324727","https://openalex.org/W2242313594","https://openalex.org/W2127459580","https://openalex.org/W2021034785","https://openalex.org/W2012956581","https://openalex.org/W2119465663","https://openalex.org/W2621562349","https://openalex.org/W1974687564","https://openalex.org/W2148567618","https://openalex.org/W2004763106"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,67],"novel":[4],"SRAM":[5,40,49,53,56,76,90],"architecture":[6,41],"to":[7,21,63,85],"improve":[8],"read":[9],"and":[10,23,32,51],"write":[11,24,64],"stability.":[12],"Read":[13],"stability":[14,25],"is":[15,26,42,83],"enhanced":[16,27],"by":[17,28],"increasing":[18],"\u03b2":[19],"ratio":[20],"4":[22],"storage":[29],"node":[30],"charging":[31],"discharging":[33],"through":[34],"two":[35],"transistors.":[36],"The":[37],"proposed":[38,75],"8T":[39,48],"compared":[43],"with":[44],"Conventional":[45],"6T,":[46],"decoupled":[47],"cell":[50,57,68,77],"10T":[52],"cell.":[54,91],"6T":[55,89],"required":[58],"584.1mV":[59],"word":[60],"line":[61],"voltage":[62,72],"data":[65],"into":[66],"at":[69],"1.2V":[70],"supply":[71],"whereas":[73],"the":[74],"requires":[78],"only":[79],"512.8mV,":[80],"leakage":[81,86],"power":[82,87],"close":[84],"of":[88]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}