{"id":"https://openalex.org/W2918804576","doi":"https://doi.org/10.1109/tencon.2018.8650441","title":"Modified Time-Based Current Mode ADC","display_name":"Modified Time-Based Current Mode ADC","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2918804576","doi":"https://doi.org/10.1109/tencon.2018.8650441","mag":"2918804576"},"language":"en","primary_location":{"id":"doi:10.1109/tencon.2018.8650441","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon.2018.8650441","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TENCON 2018 - 2018 IEEE Region 10 Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072157987","display_name":"Suparno Pal","orcid":"https://orcid.org/0000-0001-8132-7715"},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Suparno Pal","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, BITS Pilani, K.K. Birla Goa Campus, Goa, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, BITS Pilani, K.K. Birla Goa Campus, Goa, India","institution_ids":["https://openalex.org/I74796645"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101520559","display_name":"Dipankar Pal","orcid":"https://orcid.org/0000-0001-8514-0077"},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Dipankar Pal","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, BITS Pilani, K.K. Birla Goa Campus, Goa, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, BITS Pilani, K.K. Birla Goa Campus, Goa, India","institution_ids":["https://openalex.org/I74796645"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5072157987"],"corresponding_institution_ids":["https://openalex.org/I74796645"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.18111773,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1342","last_page":"1345"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.8393739461898804},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.7386652231216431},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.7361021041870117},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.6660733222961426},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6364896893501282},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5909112691879272},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4459293782711029},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24394187331199646},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23658359050750732},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.09197914600372314}],"concepts":[{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.8393739461898804},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.7386652231216431},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.7361021041870117},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.6660733222961426},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6364896893501282},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5909112691879272},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4459293782711029},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24394187331199646},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23658359050750732},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.09197914600372314}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tencon.2018.8650441","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon.2018.8650441","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TENCON 2018 - 2018 IEEE Region 10 Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W593715794","https://openalex.org/W1594101521","https://openalex.org/W1597620877","https://openalex.org/W1970725422","https://openalex.org/W1998284495","https://openalex.org/W2122073426"],"related_works":["https://openalex.org/W4289538008","https://openalex.org/W3186427148","https://openalex.org/W2138282914","https://openalex.org/W2065850627","https://openalex.org/W2138877222","https://openalex.org/W2000006012","https://openalex.org/W1537313130","https://openalex.org/W1985559722","https://openalex.org/W2082979872","https://openalex.org/W2356735381"],"abstract_inverted_index":{"Currently":[0],"known":[1],"designs":[2],"of":[3,17,31,102],"Time-Based":[4],"ADCs":[5],"using":[6,111],"successive":[7],"sub-ranging":[8],"technique":[9,59],"have":[10],"inherent":[11],"drawback":[12],"due":[13],"to":[14,28,53,70],"finite":[15],"discharging-time":[16],"second":[18,68],"capacitor":[19,69],"when":[20],"the":[21,43,54,67,100],"first":[22],"is":[23,117],"already":[24],"charged":[25],"and":[26,40,46,85,93,104,108],"fed":[27],"one":[29],"end":[30],"comparator.":[32],"This":[33,48],"adds":[34],"an":[35,51],"undesired":[36],"error":[37],"in":[38],"conversion":[39],"adversely":[41],"affects":[42],"accuracy,":[44],"ENOB":[45],"SNDR.":[47],"paper":[49],"proposes":[50],"improvement":[52],"design":[55,97],"through":[56],"a":[57,62,79,86],"novel":[58],"by":[60],"adding":[61],"third":[63],"capacitor,":[64],"which":[65],"allows":[66],"discharge":[71],"without":[72],"introducing":[73],"any":[74],"error.":[75],"To":[76],"accommodate":[77],"this,":[78],"modified":[80,96],"algorithm":[81],"has":[82,90],"been":[83,91],"developed":[84],"new":[87],"state":[88],"machine":[89],"designed":[92],"presented.":[94,118],"The":[95],"still":[98],"preserves":[99],"merits":[101],"error-cancellation":[103],"energy":[105],"efficiency.":[106],"Design":[107],"simulation":[109],"results":[110],"Cadence":[112],"Virtuoso,":[113],"45nm":[114],"GPDK":[115],"technology":[116]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}