{"id":"https://openalex.org/W2919795555","doi":"https://doi.org/10.1109/tencon.2018.8650127","title":"Hardware Efficient Approximate Adder Design","display_name":"Hardware Efficient Approximate Adder Design","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2919795555","doi":"https://doi.org/10.1109/tencon.2018.8650127","mag":"2919795555"},"language":"en","primary_location":{"id":"doi:10.1109/tencon.2018.8650127","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon.2018.8650127","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TENCON 2018 - 2018 IEEE Region 10 Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://dr.ntu.edu.sg/bitstream/10356/143971/2/Hardware%20Efficient%20Approximate%20Adder%20Design%20.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008761321","display_name":"Padmanabhan Balasubramanian","orcid":"https://orcid.org/0000-0001-9412-4773"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"P. Balasubramanian","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059218594","display_name":"Douglas L. Maskell","orcid":"https://orcid.org/0000-0002-6588-4762"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Douglas Maskell","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5008761321"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":1.31,"has_fulltext":true,"cited_by_count":28,"citation_normalized_percentile":{"value":0.8230122,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"0806","last_page":"0810"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9850274324417114},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7425976395606995},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7280088663101196},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.6127086877822876},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5146635174751282},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48408380150794983},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.456623911857605},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.4428141415119171},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4324420690536499},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18110740184783936},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06127581000328064}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9850274324417114},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7425976395606995},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7280088663101196},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.6127086877822876},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5146635174751282},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48408380150794983},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.456623911857605},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.4428141415119171},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4324420690536499},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18110740184783936},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06127581000328064},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tencon.2018.8650127","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon.2018.8650127","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TENCON 2018 - 2018 IEEE Region 10 Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:dr.ntu.edu.sg:10356/143971","is_oa":true,"landing_page_url":"https://hdl.handle.net/10356/143971","pdf_url":"https://dr.ntu.edu.sg/bitstream/10356/143971/2/Hardware%20Efficient%20Approximate%20Adder%20Design%20.pdf","source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Paper"}],"best_oa_location":{"id":"pmh:oai:dr.ntu.edu.sg:10356/143971","is_oa":true,"landing_page_url":"https://hdl.handle.net/10356/143971","pdf_url":"https://dr.ntu.edu.sg/bitstream/10356/143971/2/Hardware%20Efficient%20Approximate%20Adder%20Design%20.pdf","source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Paper"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322724","display_name":"Ministry of Education, India","ror":"https://ror.org/048xjjh50"}],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W2919795555.pdf"},"referenced_works_count":31,"referenced_works":["https://openalex.org/W1579004116","https://openalex.org/W1903598717","https://openalex.org/W1996431812","https://openalex.org/W2000294746","https://openalex.org/W2017819499","https://openalex.org/W2035378788","https://openalex.org/W2036816792","https://openalex.org/W2053709612","https://openalex.org/W2076536455","https://openalex.org/W2079986413","https://openalex.org/W2118683741","https://openalex.org/W2126044301","https://openalex.org/W2129394555","https://openalex.org/W2131028454","https://openalex.org/W2132324656","https://openalex.org/W2135089667","https://openalex.org/W2143283746","https://openalex.org/W2155458498","https://openalex.org/W2280900335","https://openalex.org/W2399535694","https://openalex.org/W2515531880","https://openalex.org/W2519246207","https://openalex.org/W2614327678","https://openalex.org/W2738327015","https://openalex.org/W2962953313","https://openalex.org/W4234974086","https://openalex.org/W4250869868","https://openalex.org/W6634717524","https://openalex.org/W6639505040","https://openalex.org/W6679076360","https://openalex.org/W6726646750"],"related_works":["https://openalex.org/W2374852146","https://openalex.org/W2915858564","https://openalex.org/W1486170089","https://openalex.org/W2016342519","https://openalex.org/W2143046644","https://openalex.org/W2266479786","https://openalex.org/W2046530291","https://openalex.org/W1495852898","https://openalex.org/W2083349434","https://openalex.org/W2336393408"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,40,68,77,96,129],"new":[4],"approximate":[5,37,65,112,126],"adder":[6,38,53,66,90,127],"architecture":[7],"which":[8],"when":[9],"implemented":[10],"on":[11,57,95],"an":[12],"FPGA":[13,98],"consumes":[14],"fewer":[15],"logic":[16],"resources":[17],"compared":[18,49,86],"to":[19,50,87],"accurate":[20,52,89],"adders":[21],"of":[22,46,83,108],"similar":[23],"size":[24],"and":[25,76,93,114],"can":[26],"achieve":[27],"higher":[28],"or":[29],"comparable":[30],"operating":[31,74],"frequencies.":[32],"For":[33,61],"32-bit":[34],"addition,":[35,63],"our":[36,64],"achieves":[39,67],"25%":[41,78],"reduction":[42,79],"in":[43,71,80],"the":[44,51,58,72,81,88,105,119,124],"number":[45,82],"LUTs":[47,84],"utilized":[48,85],"with":[54,104],"no":[55],"compromise":[56],"speed":[59],"performance.":[60],"64-bit":[62],"24%":[69],"improvement":[70],"maximum":[73],"frequency,":[75],"(post":[91],"place":[92],"route":[94],"Virtex-7":[97],"device).":[99],"We":[100],"also":[101],"make":[102],"comparisons":[103],"FPGA-based":[106],"implementations":[107],"some":[109],"well-known":[110],"gate-level":[111],"adders,":[113],"further":[115],"provide":[116],"insights":[117],"into":[118],"error":[120,131],"characteristics":[121],"showing":[122],"that":[123],"proposed":[125],"has":[128],"reduced":[130],"range.":[132]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}