{"id":"https://openalex.org/W2919536923","doi":"https://doi.org/10.1109/tencon.2018.8650055","title":"Describing Methods for High-level Synthesis of Histogram Generation and Their Evaluation","display_name":"Describing Methods for High-level Synthesis of Histogram Generation and Their Evaluation","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2919536923","doi":"https://doi.org/10.1109/tencon.2018.8650055","mag":"2919536923"},"language":"en","primary_location":{"id":"doi:10.1109/tencon.2018.8650055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon.2018.8650055","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TENCON 2018 - 2018 IEEE Region 10 Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001357059","display_name":"Moena Yamawasaki","orcid":null},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Moena Yamawasaki","raw_affiliation_strings":["Dept. of Electrical Engineering and Electronics, Kyushu Institute of Technology, Kitakyushu, Japan"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering and Electronics, Kyushu Institute of Technology, Kitakyushu, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075659609","display_name":"Akira Yamawaki","orcid":"https://orcid.org/0000-0002-8723-0620"},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Akira Yamawaki","raw_affiliation_strings":["Dept. of Electrical Engineering and Electronics, Kyushu Institute of Technology, Kitakyushu, Japan"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering and Electronics, Kyushu Institute of Technology, Kitakyushu, Japan","institution_ids":["https://openalex.org/I207014233"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5001357059"],"corresponding_institution_ids":["https://openalex.org/I207014233"],"apc_list":null,"apc_paid":null,"fwci":0.2525,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.55230995,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"2127","last_page":"2130"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/histogram","display_name":"Histogram","score":0.8286611437797546},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8001550436019897},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6747093200683594},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6432209610939026},{"id":"https://openalex.org/keywords/histogram-matching","display_name":"Histogram matching","score":0.41159072518348694},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37231242656707764},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33912962675094604},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33221837878227234},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.30656152963638306},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2907062768936157},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16072538495063782},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13493090867996216}],"concepts":[{"id":"https://openalex.org/C53533937","wikidata":"https://www.wikidata.org/wiki/Q185020","display_name":"Histogram","level":3,"score":0.8286611437797546},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8001550436019897},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6747093200683594},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6432209610939026},{"id":"https://openalex.org/C127449775","wikidata":"https://www.wikidata.org/wiki/Q3785871","display_name":"Histogram matching","level":4,"score":0.41159072518348694},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37231242656707764},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33912962675094604},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33221837878227234},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.30656152963638306},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2907062768936157},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16072538495063782},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13493090867996216}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tencon.2018.8650055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon.2018.8650055","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TENCON 2018 - 2018 IEEE Region 10 Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"display_name":"Quality Education","id":"https://metadata.un.org/sdg/4"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W85522907","https://openalex.org/W1995207020","https://openalex.org/W2018055497","https://openalex.org/W2063288994","https://openalex.org/W2142796063","https://openalex.org/W2908266799","https://openalex.org/W6603427313","https://openalex.org/W6681148721"],"related_works":["https://openalex.org/W2794704245","https://openalex.org/W2247097764","https://openalex.org/W2066185872","https://openalex.org/W1998334300","https://openalex.org/W2110241600","https://openalex.org/W2375849557","https://openalex.org/W2109325523","https://openalex.org/W2146297113","https://openalex.org/W2324508068","https://openalex.org/W2141966243"],"abstract_inverted_index":{"To":[0,46],"achieve":[1,122],"high-performance":[2],"and":[3,83],"low-power":[4],"simultaneously":[5],"on":[6,89],"an":[7],"embedded":[8],"image":[9,74],"processing":[10,18],"product,":[11],"hardware":[12,22,39,58],"implementation":[13],"of":[14,69,104,141],"high":[15],"computational":[16],"software":[17,37,51,115],"is":[19,25,67],"needed.":[20],"The":[21],"development":[23],"however":[24],"a":[26,101,146],"large":[27],"burden":[28,44],"to":[29,85,133],"the":[30,42,57,70,86,90,123,139,142],"developer.":[31],"High-level":[32],"synthesis":[33],"(HLS)":[34],"automatically":[35],"converting":[36],"into":[38],"can":[40,108,121],"reduce":[41],"design":[43],"significantly.":[45],"use":[47],"HLS":[48,61,96,119],"technology":[49],"efficiently,":[50],"program":[52],"must":[53],"be":[54],"described":[55],"considering":[56],"organization":[59],"that":[60,107],"tool":[62,120],"will":[63],"generate.":[64],"Histogram":[65],"generation":[66,106,129],"one":[68],"important":[71],"primitives":[72],"in":[73,145],"processing.":[75],"In":[76],"histogram":[77,91,105,128],"generation,":[78],"data":[79],"dependency":[80],"for":[81,113],"reading":[82],"writing":[84],"same":[87],"address":[88],"hinders":[92],"ideal":[93,124],"pipelining":[94],"by":[95],"tool.":[97],"This":[98],"paper":[99],"shows":[100],"description":[102,116],"method":[103,117,144],"obtain":[109],"more":[110],"accurate":[111],"results":[112],"existing":[114],"while":[118],"pipelining.":[125],"Also,":[126],"applying":[127],"using":[130],"these":[131],"methods":[132],"Otsu's":[134],"automatic":[135],"binarization,":[136],"we":[137],"clarify":[138],"effect":[140],"proposed":[143],"real":[147],"application.":[148]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}