{"id":"https://openalex.org/W2133663422","doi":"https://doi.org/10.1109/tec.1959.5222055","title":"A Note on the Number of Internal Variable Assignments for Sequential Switching Circuits","display_name":"A Note on the Number of Internal Variable Assignments for Sequential Switching Circuits","publication_year":1959,"publication_date":"1959-12-01","ids":{"openalex":"https://openalex.org/W2133663422","doi":"https://doi.org/10.1109/tec.1959.5222055","mag":"2133663422"},"language":"en","primary_location":{"id":"doi:10.1109/tec.1959.5222055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tec.1959.5222055","pdf_url":null,"source":{"id":"https://openalex.org/S60436882","display_name":"IEEE Transactions on Electronic Computers","issn_l":"0367-7508","issn":["0367-7508"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Electronic Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054077540","display_name":"E.J. McCluskey","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"E. J. McCluskey","raw_affiliation_strings":["Dept. of Electrical Engineering, Princeton University, Princeton, N. J","[Department of Electrical Engineering, Princeton University, Princeton, N. J.]"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, Princeton University, Princeton, N. J","institution_ids":[]},{"raw_affiliation_string":"[Department of Electrical Engineering, Princeton University, Princeton, N. J.]","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087361387","display_name":"S.H. Unger","orcid":"https://orcid.org/0009-0007-8327-6107"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. H. Unger","raw_affiliation_strings":["Bell Telephone Laboratories, Inc., Whippany, NJ, USA","Bell Telephone Laboratories, Whippany, N. J"],"affiliations":[{"raw_affiliation_string":"Bell Telephone Laboratories, Inc., Whippany, NJ, USA","institution_ids":[]},{"raw_affiliation_string":"Bell Telephone Laboratories, Whippany, N. J","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5054077540"],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":5.7021,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.9545003,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"EC-8","issue":"4","first_page":"439","last_page":"440"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.17479999363422394,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.17479999363422394,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.039500001817941666,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.7777566313743591},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.7215425968170166},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.56691974401474},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5439609885215759},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5395329594612122},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.49323219060897827},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.4913751184940338},{"id":"https://openalex.org/keywords/row-and-column-spaces","display_name":"Row and column spaces","score":0.48297038674354553},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.46675634384155273},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.45666012167930603},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.44720590114593506},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44266873598098755},{"id":"https://openalex.org/keywords/truth-table","display_name":"Truth table","score":0.4414641857147217},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.31370532512664795},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09473976492881775},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.08987593650817871}],"concepts":[{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.7777566313743591},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.7215425968170166},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.56691974401474},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5439609885215759},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5395329594612122},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.49323219060897827},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.4913751184940338},{"id":"https://openalex.org/C104140500","wikidata":"https://www.wikidata.org/wiki/Q2088159","display_name":"Row and column spaces","level":3,"score":0.48297038674354553},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46675634384155273},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.45666012167930603},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.44720590114593506},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44266873598098755},{"id":"https://openalex.org/C56949724","wikidata":"https://www.wikidata.org/wiki/Q219079","display_name":"Truth table","level":2,"score":0.4414641857147217},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.31370532512664795},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09473976492881775},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.08987593650817871},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tec.1959.5222055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tec.1959.5222055","pdf_url":null,"source":{"id":"https://openalex.org/S60436882","display_name":"IEEE Transactions on Electronic Computers","issn_l":"0367-7508","issn":["0367-7508"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Electronic Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1966053044","https://openalex.org/W2068422506","https://openalex.org/W2089904802","https://openalex.org/W2111064389","https://openalex.org/W2319160178","https://openalex.org/W2493256084","https://openalex.org/W3177082579"],"related_works":["https://openalex.org/W2313440505","https://openalex.org/W3123744736","https://openalex.org/W2137691148","https://openalex.org/W1505848319","https://openalex.org/W2905020035","https://openalex.org/W4281399881","https://openalex.org/W3166006430","https://openalex.org/W4281971614","https://openalex.org/W2049180840","https://openalex.org/W3121299875"],"abstract_inverted_index":{"An":[0],"important":[1],"step":[2],"in":[3],"the":[4,11,22,31],"synthesis":[5],"of":[6,13,21,33,47],"sequential":[7],"switching":[8],"circuits":[9],"is":[10,26],"assignment":[12],"binary":[14],"variable":[15],"states":[16,20],"to":[17],"represent":[18],"internal":[19],"circuit.":[23],"A":[24],"formula":[25],"derived":[27],"here":[28],"which":[29,36],"indicates":[30],"number":[32,46],"different":[34,54],"assignments":[35,55],"can":[37],"be":[38],"made":[39],"for":[40,57,65],"flow":[41],"tables":[42],"having":[43],"a":[44,58,66],"given":[45],"rows.":[48],"There":[49],"are":[50,63],"only":[51],"three":[52],"essentially":[53],"possible":[56],"four-row":[59],"table,":[60],"and":[61],"there":[62],"140":[64],"five-row":[67],"table.":[68]},"counts_by_year":[{"year":2014,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-03-03T08:47:05.690250","created_date":"2025-10-10T00:00:00"}