{"id":"https://openalex.org/W2038469162","doi":"https://doi.org/10.1109/te.2015.2395996","title":"An iLab for Teaching Advanced Logic Concepts With Hardware Descriptive Languages","display_name":"An iLab for Teaching Advanced Logic Concepts With Hardware Descriptive Languages","publication_year":2015,"publication_date":"2015-02-04","ids":{"openalex":"https://openalex.org/W2038469162","doi":"https://doi.org/10.1109/te.2015.2395996","mag":"2038469162"},"language":"en","primary_location":{"id":"doi:10.1109/te.2015.2395996","is_oa":false,"landing_page_url":"https://doi.org/10.1109/te.2015.2395996","pdf_url":null,"source":{"id":"https://openalex.org/S207741693","display_name":"IEEE Transactions on Education","issn_l":"0018-9359","issn":["0018-9359","1557-9638"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310322189","host_organization_name":"IEEE Education Society","host_organization_lineage":["https://openalex.org/P4310322189","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Education Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Education","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060553271","display_name":"Kayode P. Ayodele","orcid":"https://orcid.org/0000-0003-4429-9481"},"institutions":[{"id":"https://openalex.org/I45711476","display_name":"Obafemi Awolowo University","ror":"https://ror.org/04snhqa82","country_code":"NG","type":"education","lineage":["https://openalex.org/I45711476"]}],"countries":["NG"],"is_corresponding":false,"raw_author_name":"Kayode P. Ayodele","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Obafemi Awolowo University, Ile-Ife, Nigeria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Obafemi Awolowo University, Ile-Ife, Nigeria","institution_ids":["https://openalex.org/I45711476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015852325","display_name":"Isaac A. Inyang","orcid":null},"institutions":[{"id":"https://openalex.org/I45711476","display_name":"Obafemi Awolowo University","ror":"https://ror.org/04snhqa82","country_code":"NG","type":"education","lineage":["https://openalex.org/I45711476"]}],"countries":["NG"],"is_corresponding":false,"raw_author_name":"Isaac A. Inyang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Obafemi Awolowo University, Ile-Ife, Nigeria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Obafemi Awolowo University, Ile-Ife, Nigeria","institution_ids":["https://openalex.org/I45711476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022515526","display_name":"Lawrence Kehinde","orcid":null},"institutions":[{"id":"https://openalex.org/I45711476","display_name":"Obafemi Awolowo University","ror":"https://ror.org/04snhqa82","country_code":"NG","type":"education","lineage":["https://openalex.org/I45711476"]}],"countries":["NG"],"is_corresponding":false,"raw_author_name":"Lawrence O. Kehinde","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Obafemi Awolowo University, Ile-Ife, Nigeria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Obafemi Awolowo University, Ile-Ife, Nigeria","institution_ids":["https://openalex.org/I45711476"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I45711476"],"apc_list":null,"apc_paid":null,"fwci":2.9461,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.92206367,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"58","issue":"4","first_page":"262","last_page":"268"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9735999703407288,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9434999823570251,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.825901985168457},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7521002292633057},{"id":"https://openalex.org/keywords/remote-laboratory","display_name":"Remote laboratory","score":0.6939159035682678},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6839078664779663},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.600422203540802},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5676557421684265},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.5590223073959351},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.509837806224823},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4722397029399872},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4623692035675049},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4521902799606323},{"id":"https://openalex.org/keywords/argument","display_name":"Argument (complex analysis)","score":0.42132627964019775},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.41758179664611816},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40650784969329834},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.40322718024253845},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3816831111907959},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.32036203145980835},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2213115692138672},{"id":"https://openalex.org/keywords/the-internet","display_name":"The Internet","score":0.163379967212677},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1608997881412506},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11667844653129578},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.10831275582313538}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.825901985168457},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7521002292633057},{"id":"https://openalex.org/C2777820725","wikidata":"https://www.wikidata.org/wiki/Q7312158","display_name":"Remote laboratory","level":3,"score":0.6939159035682678},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6839078664779663},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.600422203540802},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5676557421684265},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.5590223073959351},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.509837806224823},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4722397029399872},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4623692035675049},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4521902799606323},{"id":"https://openalex.org/C98184364","wikidata":"https://www.wikidata.org/wiki/Q1780131","display_name":"Argument (complex analysis)","level":2,"score":0.42132627964019775},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.41758179664611816},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40650784969329834},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.40322718024253845},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3816831111907959},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.32036203145980835},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2213115692138672},{"id":"https://openalex.org/C110875604","wikidata":"https://www.wikidata.org/wiki/Q75","display_name":"The Internet","level":2,"score":0.163379967212677},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1608997881412506},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11667844653129578},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.10831275582313538},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/te.2015.2395996","is_oa":false,"landing_page_url":"https://doi.org/10.1109/te.2015.2395996","pdf_url":null,"source":{"id":"https://openalex.org/S207741693","display_name":"IEEE Transactions on Education","issn_l":"0018-9359","issn":["0018-9359","1557-9638"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310322189","host_organization_name":"IEEE Education Society","host_organization_lineage":["https://openalex.org/P4310322189","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Education Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Education","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Quality Education","id":"https://metadata.un.org/sdg/4","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1941183569","https://openalex.org/W1986763974","https://openalex.org/W2020702681","https://openalex.org/W2025691702","https://openalex.org/W2038248890","https://openalex.org/W2061471326","https://openalex.org/W2092369675","https://openalex.org/W2093385629","https://openalex.org/W2098139604","https://openalex.org/W2105176250","https://openalex.org/W2108137614","https://openalex.org/W2109947094","https://openalex.org/W2127425234","https://openalex.org/W2139567748","https://openalex.org/W2145734503","https://openalex.org/W2159913792","https://openalex.org/W2339175280","https://openalex.org/W2343414736","https://openalex.org/W2418235018","https://openalex.org/W2606623858","https://openalex.org/W4244492134","https://openalex.org/W6679055984","https://openalex.org/W6704556677","https://openalex.org/W6736386967"],"related_works":["https://openalex.org/W2014165129","https://openalex.org/W2376859467","https://openalex.org/W2466591189","https://openalex.org/W1972395546","https://openalex.org/W2154814801","https://openalex.org/W3163714531","https://openalex.org/W2017736121","https://openalex.org/W2052520871","https://openalex.org/W1966262200","https://openalex.org/W2106109164"],"abstract_inverted_index":{"One":[0],"of":[1,14,34,37,118,135,139,145,158,166],"the":[2,12,35,44,53,73,97,103,116,119,130,133,136,155],"more":[3],"interesting":[4],"approaches":[5],"to":[6,18,22,80,95],"teaching":[7],"advanced":[8],"logic":[9],"concepts":[10],"is":[11,27,107,148],"use":[13],"online":[15],"laboratory":[16,50],"frameworks":[17],"provide":[19],"student":[20],"access":[21],"remote":[23,49,140,159],"field-programmable":[24,69,86],"devices.":[25],"There":[26],"as":[28],"yet,":[29],"however,":[30],"no":[31],"conclusive":[32],"evidence":[33],"effectiveness":[36,134],"such":[38],"an":[39,66,108],"approach.":[40],"This":[41],"paper":[42,147],"presents":[43],"Advanced":[45,104],"Digital":[46,105],"Lab,":[47],"a":[48,59,85,152],"based":[51],"on":[52,84],"batched":[54],"MIT":[55],"iLab":[56],"Architecture.":[57],"With":[58],"hardware":[60],"system":[61],"under":[62],"test":[63],"designed":[64],"around":[65],"Altera":[67],"EP2C20F484":[68],"gate":[70],"array":[71],"(FPGA),":[72],"lab":[74],"makes":[75],"it":[76,150],"possible":[77],"for":[78,129,154],"students":[79],"implement":[81],"finite-state":[82],"machines":[83],"device":[87],"using":[88],"VHDL.":[89],"A":[90],"study":[91,120],"was":[92],"carried":[93],"out":[94],"evaluate":[96],"lab.":[98],"Study":[99],"results":[100,117],"indicated":[101],"that":[102,149],"Lab":[106],"effective":[109],"pedagogical":[110],"tool.":[111],"Some":[112],"observations":[113],"drawn":[114],"from":[115],"are":[121],"also":[122],"discussed;":[123],"these":[124],"may":[125],"have":[126],"far-reaching":[127],"implications":[128],"argument":[131],"about":[132],"general":[137],"class":[138],"laboratories.":[141],"An":[142],"important":[143],"contribution":[144],"this":[146],"provides":[151],"template":[153],"proper":[156],"evaluation":[157],"laboratories":[160],"along":[161],"multiple":[162],"dimensions,":[163],"particularly":[164],"those":[165],"pedagogy,":[167],"logistics,":[168],"and":[169],"cost.":[170]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}