{"id":"https://openalex.org/W2117541625","doi":"https://doi.org/10.1109/te.2009.2014858","title":"System-on-Chip Design and Implementation","display_name":"System-on-Chip Design and Implementation","publication_year":2009,"publication_date":"2009-08-11","ids":{"openalex":"https://openalex.org/W2117541625","doi":"https://doi.org/10.1109/te.2009.2014858","mag":"2117541625"},"language":"en","primary_location":{"id":"doi:10.1109/te.2009.2014858","is_oa":false,"landing_page_url":"https://doi.org/10.1109/te.2009.2014858","pdf_url":null,"source":{"id":"https://openalex.org/S207741693","display_name":"IEEE Transactions on Education","issn_l":"0018-9359","issn":["0018-9359","1557-9638"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310322189","host_organization_name":"IEEE Education Society","host_organization_lineage":["https://openalex.org/P4310322189","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Education Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Education","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030853158","display_name":"L.E.M. Brackenbury","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Linda E. M. Brackenbury","raw_affiliation_strings":["School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","Adv. Processor Technol. Group, Univ. of Manchester, Manchester, UK#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Adv. Processor Technol. Group, Univ. of Manchester, Manchester, UK#TAB#","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015816826","display_name":"Luis A. Plana","orcid":"https://orcid.org/0000-0002-6113-3929"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Luis A. Plana","raw_affiliation_strings":["School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","Adv. Processor Technol. Group, Univ. of Manchester, Manchester, UK#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Adv. Processor Technol. Group, Univ. of Manchester, Manchester, UK#TAB#","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024526139","display_name":"Jeffrey Pepper","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jeffrey Pepper","raw_affiliation_strings":["School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","Adv. Processor Technol. Group, Univ. of Manchester, Manchester, UK#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Adv. Processor Technol. Group, Univ. of Manchester, Manchester, UK#TAB#","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6085,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.8432059,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"53","issue":"2","first_page":"272","last_page":"281"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7940726280212402},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7052893042564392},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6984524130821228},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6320546269416809},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.6152040958404541},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5928344130516052},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5406631231307983},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4920729994773865},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.475844144821167},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.44963639974594116},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.43708565831184387},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4185263216495514},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3873351812362671},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3317387104034424},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1321832239627838}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7940726280212402},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7052893042564392},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6984524130821228},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6320546269416809},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.6152040958404541},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5928344130516052},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5406631231307983},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4920729994773865},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.475844144821167},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.44963639974594116},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.43708565831184387},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4185263216495514},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3873351812362671},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3317387104034424},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1321832239627838},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/te.2009.2014858","is_oa":false,"landing_page_url":"https://doi.org/10.1109/te.2009.2014858","pdf_url":null,"source":{"id":"https://openalex.org/S207741693","display_name":"IEEE Transactions on Education","issn_l":"0018-9359","issn":["0018-9359","1557-9638"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310322189","host_organization_name":"IEEE Education Society","host_organization_lineage":["https://openalex.org/P4310322189","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Education Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Education","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.685.7564","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.685.7564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://apt.cs.manchester.ac.uk/ftp/pub/apt/papers/LEMB_TOE10.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.686.3150","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.686.3150","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://apt.cs.manchester.ac.uk/ftp/pub/apt/papers/LEMB_ToE09_O.pdf","raw_type":"text"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/62150a6c-faeb-47c6-b030-5c9575aec910","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/62150a6c-faeb-47c6-b030-5c9575aec910","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Brackenbury, L E M, Plana, L A & Pepper, J 2010, 'System-on-chip design and implementation', IEEE Transactions on Education, vol. 53, no. 2, 5196691, pp. 272-281. https://doi.org/10.1109/TE.2009.2014858","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:pure.atira.dk:publications/62150a6c-faeb-47c6-b030-5c9575aec910","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/systemonchip-design-and-implementation(62150a6c-faeb-47c6-b030-5c9575aec910).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Brackenbury, L E M, Plana, L A & Pepper, J 2010, 'System-on-chip design and implementation', IEEE Transactions on Education, vol. 53, no. 2, 5196691, pp. 272-281. https://doi.org/10.1109/TE.2009.2014858","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6100000143051147}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320291","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W194513550","https://openalex.org/W1486006109","https://openalex.org/W1497276254","https://openalex.org/W1536710422","https://openalex.org/W1582564079","https://openalex.org/W1987553023","https://openalex.org/W2107807730","https://openalex.org/W2108698513","https://openalex.org/W2120456454","https://openalex.org/W2121110379","https://openalex.org/W2148740615","https://openalex.org/W2151174323","https://openalex.org/W2330035673","https://openalex.org/W2481725867","https://openalex.org/W2492351225","https://openalex.org/W2493186231","https://openalex.org/W2499701094","https://openalex.org/W3143624353","https://openalex.org/W4249923932"],"related_works":["https://openalex.org/W2266880325","https://openalex.org/W1525398417","https://openalex.org/W2069603759","https://openalex.org/W2533881872","https://openalex.org/W3146089259","https://openalex.org/W2112120387","https://openalex.org/W1981924702","https://openalex.org/W2136888643","https://openalex.org/W2035296141","https://openalex.org/W4247397443"],"abstract_inverted_index":{"The":[0,40,63],"system-on-chip":[1],"module":[2],"described":[3],"here":[4],"builds":[5],"on":[6,124,169],"a":[7,33,55,60,76,125],"grounding":[8],"in":[9,156],"digital":[10],"hardware":[11,188],"and":[12,24,31,51,100,138,153,177,186,191],"system":[13],"architecture.":[14],"It":[15],"is":[16,52,167],"thus":[17],"appropriate":[18],"for":[19,28,36,174,193],"third-year":[20],"undergraduate":[21],"computer":[22,25],"science":[23],"engineering":[26],"students,":[27,30],"post-graduate":[29,37],"as":[32,73],"training":[34],"opportunity":[35],"research":[38],"students.":[39],"course":[41],"incorporates":[42],"significant":[43],"practical":[44],"work":[45],"to":[46,108,136,158,180],"illustrate":[47],"the":[48,82,91,105,110,113,142,150,154,159,164,175,181,184,194],"material":[49],"taught":[50],"centered":[53],"around":[54],"single":[56],"design":[57,77,84,94,111,151],"example":[58],"of":[59,75,85,90,104,121,141,149,183],"drawing":[61],"machine.":[62],"exercises":[64],"are":[65,134],"composed":[66],"so":[67],"that":[68],"students":[69,133],"can":[70],"regard":[71],"themselves":[72],"part":[74],"team":[78],"where":[79],"they":[80],"undertake":[81],"complete":[83],"their":[86,122],"own":[87],"particular":[88],"section":[89],"system.":[92],"These":[93],"tasks":[95],"range":[96],"from":[97],"algorithmic":[98],"specification":[99],"transaction-level":[101],"modeling":[102,176],"(TLM)":[103],"architecture":[106],"down":[107],"describing":[109],"at":[112,146],"register":[114],"transfer":[115],"level":[116,148,161],"(RTL)":[117],"with":[118],"subsequent":[119],"verification":[120],"prototype":[123],"field-programmable":[126],"gate":[127],"array":[128],"(FPGA).":[129],"With":[130],"this":[131],"approach,":[132],"able":[135],"explore":[137],"gain":[139],"experience":[140],"different":[143],"techniques":[144],"used":[145],"each":[147],"hierarchy":[152],"problems":[155],"translating":[157],"next":[160],"down.":[162],"Throughout":[163],"module,":[165],"there":[166],"emphasis":[168],"using":[170],"industry":[171],"standard":[172],"tools":[173],"simulation,":[178],"leading":[179],"use":[182],"SystemC":[185],"Verilog":[187],"description":[189],"languages":[190],"Cadence":[192],"simulation":[195],"environment.":[196]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":5}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}