{"id":"https://openalex.org/W4415482455","doi":"https://doi.org/10.1109/tcsvt.2025.3624844","title":"A 77.9%-Cycle-Reduced Bubble-Removing Strategy for Hardware RDO Supporting QTMTT in VVC","display_name":"A 77.9%-Cycle-Reduced Bubble-Removing Strategy for Hardware RDO Supporting QTMTT in VVC","publication_year":2025,"publication_date":"2025-10-23","ids":{"openalex":"https://openalex.org/W4415482455","doi":"https://doi.org/10.1109/tcsvt.2025.3624844"},"language":null,"primary_location":{"id":"doi:10.1109/tcsvt.2025.3624844","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsvt.2025.3624844","pdf_url":null,"source":{"id":"https://openalex.org/S115173108","display_name":"IEEE Transactions on Circuits and Systems for Video Technology","issn_l":"1051-8215","issn":["1051-8215","1558-2205"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems for Video Technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109372689","display_name":"Chenghui Huang","orcid":"https://orcid.org/0009-0007-3045-4563"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chengkang Huang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China","College of Integrated Circuits and Micro-Nano Electronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0007-3045-4563","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"College of Integrated Circuits and Micro-Nano Electronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012401090","display_name":"Leilei Huang","orcid":"https://orcid.org/0000-0002-8900-4109"},"institutions":[{"id":"https://openalex.org/I66867065","display_name":"East China Normal University","ror":"https://ror.org/02n96ep67","country_code":"CN","type":"education","lineage":["https://openalex.org/I66867065"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Leilei Huang","raw_affiliation_strings":["Institute of Microelectronic Circuits and Systems, East China Normal University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-8900-4109","affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Circuits and Systems, East China Normal University, Shanghai, China","institution_ids":["https://openalex.org/I66867065"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010887094","display_name":"Taoyu Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Taoyu Zhang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China","College of Integrated Circuits and Micro-Nano Electronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0003-0221-2146","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"College of Integrated Circuits and Micro-Nano Electronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011714113","display_name":"Wei Li","orcid":"https://orcid.org/0000-0002-6861-7117"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Li","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China","College of Integrated Circuits and Micro-Nano Electronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-6861-7117","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"College of Integrated Circuits and Micro-Nano Electronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Chang Liu","orcid":"https://orcid.org/0000-0002-1897-8862"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chang Liu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China","College of Integrated Circuits and Micro-Nano Electronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-1897-8862","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"College of Integrated Circuits and Micro-Nano Electronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015056963","display_name":"Shuocheng Wang","orcid":"https://orcid.org/0009-0005-6335-9971"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuocheng Wang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China","College of Integrated Circuits and Micro-Nano Electronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0005-6335-9971","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"College of Integrated Circuits and Micro-Nano Electronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100613367","display_name":"Ke Xu","orcid":"https://orcid.org/0000-0002-7992-6257"},"institutions":[{"id":"https://openalex.org/I4210096607","display_name":"Line Corporation (Japan)","ror":"https://ror.org/00qg8pm87","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210096607","https://openalex.org/I60922564"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ke Xu","raw_affiliation_strings":["Sanechips Technology Company, Chengdu, China","Sanechips Technology Co, Chengdu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sanechips Technology Company, Chengdu, China","institution_ids":["https://openalex.org/I4210096607"]},{"raw_affiliation_string":"Sanechips Technology Co, Chengdu, China","institution_ids":["https://openalex.org/I4210096607"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085004179","display_name":"Yibo Fan","orcid":"https://orcid.org/0000-0003-2523-8261"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yibo Fan","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China","College of Integrated Circuits and Micro-Nano Electronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-2523-8261","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"College of Integrated Circuits and Micro-Nano Electronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5109372689"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.28663678,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"36","issue":"3","first_page":"3900","last_page":"3916"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9861000180244446,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9861000180244446,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9751999974250793,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9715999960899353,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5302000045776367},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.49779999256134033},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4918999969959259},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4496000111103058},{"id":"https://openalex.org/keywords/transpose","display_name":"Transpose","score":0.44600000977516174},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.4205000102519989},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.41440001130104065},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.38670000433921814},{"id":"https://openalex.org/keywords/data-deduplication","display_name":"Data deduplication","score":0.3828999996185303}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7670999765396118},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5817999839782715},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5302000045776367},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.49779999256134033},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4918999969959259},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4496000111103058},{"id":"https://openalex.org/C200106649","wikidata":"https://www.wikidata.org/wiki/Q223683","display_name":"Transpose","level":3,"score":0.44600000977516174},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.4205000102519989},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.41440001130104065},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3901999890804291},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.38670000433921814},{"id":"https://openalex.org/C32587265","wikidata":"https://www.wikidata.org/wiki/Q1182260","display_name":"Data deduplication","level":2,"score":0.3828999996185303},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36820000410079956},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.3675000071525574},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.36489999294281006},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.31949999928474426},{"id":"https://openalex.org/C108010975","wikidata":"https://www.wikidata.org/wiki/Q500094","display_name":"Pruning","level":2,"score":0.3151000142097473},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.30219998955726624},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3012999892234802},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.29649999737739563},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.2921000123023987},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.2800999879837036},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.2750999927520752},{"id":"https://openalex.org/C169805256","wikidata":"https://www.wikidata.org/wiki/Q1361381","display_name":"Transform coding","level":4,"score":0.2750000059604645},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.26969999074935913},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.2655999958515167},{"id":"https://openalex.org/C2781357197","wikidata":"https://www.wikidata.org/wiki/Q5757597","display_name":"High memory","level":2,"score":0.26409998536109924},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.2614000141620636},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.2533000111579895}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsvt.2025.3624844","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsvt.2025.3624844","pdf_url":null,"source":{"id":"https://openalex.org/S115173108","display_name":"IEEE Transactions on Circuits and Systems for Video Technology","issn_l":"1051-8215","issn":["1051-8215","1558-2205"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems for Video Technology","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3037500830","display_name":null,"funder_award_id":"62427801","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G5306171412","display_name":null,"funder_award_id":"2023YFB4502802","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"},{"id":"https://openalex.org/G6391884445","display_name":null,"funder_award_id":"62031009","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W2045960232","https://openalex.org/W2146395539","https://openalex.org/W2343147529","https://openalex.org/W2741513498","https://openalex.org/W2809653649","https://openalex.org/W2898690798","https://openalex.org/W2903374561","https://openalex.org/W2921369765","https://openalex.org/W2946413436","https://openalex.org/W2946731637","https://openalex.org/W2967508612","https://openalex.org/W2967556127","https://openalex.org/W2991616053","https://openalex.org/W3006340843","https://openalex.org/W3035631597","https://openalex.org/W3035784627","https://openalex.org/W3082335941","https://openalex.org/W3090974244","https://openalex.org/W3157739744","https://openalex.org/W3159840359","https://openalex.org/W3176711587","https://openalex.org/W3197390979","https://openalex.org/W3202918664","https://openalex.org/W4321484006","https://openalex.org/W4362655025","https://openalex.org/W4365482891","https://openalex.org/W4383559398","https://openalex.org/W4399880814","https://openalex.org/W4401747690","https://openalex.org/W4403826630","https://openalex.org/W4407574661","https://openalex.org/W4407937122"],"related_works":[],"abstract_inverted_index":{"The":[0,170],"introduction":[1],"of":[2,64,82,100,118,191],"the":[3,13,22,56,73,98,106,116,151,168],"Versatile":[4],"Video":[5],"Coding":[6],"(VVC)":[7],"standard":[8],"is":[9,174],"dedicated":[10],"to":[11,113,167,182],"meeting":[12],"increasing":[14],"demand":[15],"for":[16,72,136],"high-resolution":[17],"and":[18,36,47,67,196,208],"high-quality":[19],"video.":[20],"However,":[21],"novel":[23],"partitioning":[24],"method":[25],"named":[26],"Quad-Tree":[27],"Plus":[28],"Multi-Type":[29],"Tree":[30],"(QTMTT)":[31],"significantly":[32],"increases":[33],"computational":[34],"complexity":[35],"data":[37,58],"dependency,":[38],"resulting":[39],"in":[40,110,131,158,176],"more":[41,86],"pipeline":[42,65],"bubbles,":[43,66],"lower":[44],"hardware":[45,57,132,159,172,189,206],"efficiency,":[46,207],"degraded":[48],"throughput.":[49,210],"To":[50,84],"address":[51],"this":[52],"issue,":[53],"we":[54,88,104,139],"analyze":[55],"dependencies,":[59],"categorize":[60],"four":[61],"different":[62,119],"types":[63],"propose":[68,90,141],"a":[69,128,142,155,188],"bubble-removing":[70],"strategy":[71],"Rate":[74],"Distortion":[75],"Optimization":[76],"(RDO)":[77],"module":[78],"with":[79,150,161,187],"MTT":[80],"depth":[81],"1.":[83],"be":[85],"specific,":[87],"first":[89],"an":[91],"efficient":[92],"partition":[93,144],"scheduling":[94],"scheme":[95],"based":[96],"on":[97],"characteristics":[99],"QTMTT":[101],"partitions.":[102],"Then":[103],"redesign":[105],"transpose":[107],"memory":[108],"used":[109],"2D":[111],"transformation":[112],"efficiently":[114],"handle":[115],"blocks":[117],"sizes":[120],"introduced":[121],"by":[122],"QTMTT.":[123],"These":[124],"two":[125],"strategies":[126],"achieve":[127],"42.3%":[129],"reduction":[130,157],"cycles.":[133],"In":[134],"addition,":[135],"I":[137],"frames,":[138],"further":[140],"hardware-oriented":[143],"pruning":[145],"algorithm":[146],"that":[147],"can":[148],"co-operate":[149],"proposed":[152,171],"architecture,":[153],"achieving":[154],"42.3%~77.9%":[156],"cycles":[160],"only":[162,192],"0%~1.21%":[163],"BD-Rate":[164],"loss":[165],"compared":[166],"VTM-23.4.":[169],"architecture":[173],"implemented":[175],"GF":[177],"28nm":[178],"technology,":[179],"supporting":[180],"up":[181],"4K@40fps":[183],"throughput":[184],"at":[185],"500MHz":[186],"cost":[190],"3259":[193],"K":[194],"gates":[195],"63.47":[197],"KB":[198],"on-chip":[199],"memory,":[200],"demonstrating":[201],"competitive":[202],"compression":[203],"performance,":[204],"high":[205],"outstanding":[209]},"counts_by_year":[],"updated_date":"2026-03-09T07:00:12.390032","created_date":"2025-10-23T00:00:00"}