{"id":"https://openalex.org/W1980054198","doi":"https://doi.org/10.1109/tcsvt.2014.2329365","title":"An Efficient Application Processor Architecture for Multicore Software Video Decoding","display_name":"An Efficient Application Processor Architecture for Multicore Software Video Decoding","publication_year":2014,"publication_date":"2014-06-05","ids":{"openalex":"https://openalex.org/W1980054198","doi":"https://doi.org/10.1109/tcsvt.2014.2329365","mag":"1980054198"},"language":"en","primary_location":{"id":"doi:10.1109/tcsvt.2014.2329365","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsvt.2014.2329365","pdf_url":null,"source":{"id":"https://openalex.org/S115173108","display_name":"IEEE Transactions on Circuits and Systems for Video Technology","issn_l":"1051-8215","issn":["1051-8215","1558-2205"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems for Video Technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109131651","display_name":"Chun-Jen Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Jen Tsai","raw_affiliation_strings":["Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan","Department of Computer Science; National Chiao Tung University; Hsinchu; Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Computer Science; National Chiao Tung University; Hsinchu; Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100782790","display_name":"Yanting Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yan-Ting Chen","raw_affiliation_strings":["Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan","Department of Computer Science; National Chiao Tung University; Hsinchu; Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Computer Science; National Chiao Tung University; Hsinchu; Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070500212","display_name":"Chien-Chih Tseng","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Chih Tseng","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan","National Taiwan University Taipei,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University Taipei,Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2949,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.53165135,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"25","issue":"2","first_page":"325","last_page":"338"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.852759838104248},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.7918702363967896},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5908442139625549},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5533666610717773},{"id":"https://openalex.org/keywords/video-decoder","display_name":"Video decoder","score":0.552618682384491},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5482445955276489},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.49907994270324707},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.4972584545612335},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4964643120765686},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45789864659309387},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.45468947291374207},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21295905113220215},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.1631828248500824},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.10987463593482971}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.852759838104248},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.7918702363967896},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5908442139625549},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5533666610717773},{"id":"https://openalex.org/C2776580754","wikidata":"https://www.wikidata.org/wiki/Q25098614","display_name":"Video decoder","level":3,"score":0.552618682384491},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5482445955276489},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.49907994270324707},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.4972584545612335},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4964643120765686},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45789864659309387},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.45468947291374207},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21295905113220215},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.1631828248500824},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.10987463593482971}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsvt.2014.2329365","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsvt.2014.2329365","pdf_url":null,"source":{"id":"https://openalex.org/S115173108","display_name":"IEEE Transactions on Circuits and Systems for Video Technology","issn_l":"1051-8215","issn":["1051-8215","1558-2205"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems for Video Technology","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4699999988079071}],"awards":[{"id":"https://openalex.org/G3451344990","display_name":null,"funder_award_id":"NSC-100-2221-E-009-052-MY3","funder_id":"https://openalex.org/F4320321040","funder_display_name":"National Science Council"}],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1974894013","https://openalex.org/W1977920247","https://openalex.org/W1978862587","https://openalex.org/W1992448902","https://openalex.org/W1994500166","https://openalex.org/W2020528055","https://openalex.org/W2036267700","https://openalex.org/W2055596870","https://openalex.org/W2060293550","https://openalex.org/W2063595155","https://openalex.org/W2091389153","https://openalex.org/W2094718814","https://openalex.org/W2098963147","https://openalex.org/W2113416998","https://openalex.org/W2135288949","https://openalex.org/W2139507995","https://openalex.org/W2140029418","https://openalex.org/W2140059703","https://openalex.org/W2140199336","https://openalex.org/W2143047102","https://openalex.org/W2146395539","https://openalex.org/W2158159567","https://openalex.org/W2160084399","https://openalex.org/W2162208256","https://openalex.org/W2168473586","https://openalex.org/W2536227928","https://openalex.org/W4248999564","https://openalex.org/W4252934402","https://openalex.org/W6679993800","https://openalex.org/W6680783788"],"related_works":["https://openalex.org/W2162921448","https://openalex.org/W2100984465","https://openalex.org/W4389104630","https://openalex.org/W2538644970","https://openalex.org/W1994289828","https://openalex.org/W1588764976","https://openalex.org/W4376881175","https://openalex.org/W4247613350","https://openalex.org/W2019183874","https://openalex.org/W2051103499"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5],"new":[6,69,80,152],"multicore":[7],"application":[8,149],"processor":[9],"architecture":[10,32,53,85,146],"that":[11,112,138],"facilitates":[12],"the":[13,16,26,36,42,51,57,63,66,79,114,124,129,132,139,142],"adoption":[14,140],"of":[15,50,65,78,131,141],"fine-granularity":[17],"software-pipeline":[18,44,81],"parallelism":[19,116],"without":[20],"causing":[21],"an":[22,96],"extra":[23],"burden":[24],"on":[25,95,123],"system":[27,71],"bus.":[28],"The":[29,47,83],"proposed":[30,43,52,84,133,143],"system-on-a-chip":[31],"can":[33],"simultaneously":[34],"support":[35],"traditional":[37],"symmetric":[38],"multiprocessor":[39],"(SMP)":[40],"and":[41],"applications":[45],"efficiently.":[46],"programming":[48],"model":[49],"is":[54,93,121],"compatible":[55],"with":[56,86,117],"existing":[58,148],"SMP":[59],"operating":[60],"systems.":[61],"For":[62],"implementation":[64],"pipeline-based":[67],"parallelism,":[68],"programmer-friendly":[70],"calls":[72],"are":[73],"suggested":[74],"to":[75,127],"take":[76],"advantage":[77],"datapath.":[82],"four":[87],"reduced":[88],"instruction":[89],"set":[90],"computing":[91],"cores":[92],"implemented":[94,122],"field-programmable":[97],"gate":[98],"array":[99],"development":[100],"board":[101],"for":[102],"verification.":[103],"An":[104],"Advanced":[105],"Video":[106],"Coding/H.264":[107],"baseline":[108],"profile":[109],"video":[110],"decoder":[111],"explores":[113],"pipeline":[115,144],"dynamic":[118],"pipeline-stage":[119],"partitioning":[120],"target":[125],"platform":[126],"justify":[128],"benefits":[130],"architecture.":[134],"Experimental":[135],"results":[136],"show":[137],"datapath":[145],"into":[147],"processors":[150],"enables":[151],"potentials":[153],"in":[154],"exploring":[155],"software":[156],"parallelism.":[157]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}