{"id":"https://openalex.org/W1974740638","doi":"https://doi.org/10.1109/tcsvt.2013.2290575","title":"High Performance Stereo System for Dense 3-D Reconstruction","display_name":"High Performance Stereo System for Dense 3-D Reconstruction","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W1974740638","doi":"https://doi.org/10.1109/tcsvt.2013.2290575","mag":"1974740638"},"language":"en","primary_location":{"id":"doi:10.1109/tcsvt.2013.2290575","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsvt.2013.2290575","pdf_url":null,"source":{"id":"https://openalex.org/S115173108","display_name":"IEEE Transactions on Circuits and Systems for Video Technology","issn_l":"1051-8215","issn":["1051-8215","1558-2205"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems for Video Technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036590283","display_name":"Georgios-Tsampikos Michailidis","orcid":null},"institutions":[{"id":"https://openalex.org/I202697423","display_name":"University of Zurich","ror":"https://ror.org/02crff812","country_code":"CH","type":"education","lineage":["https://openalex.org/I202697423"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Georgios-Tsampikos Michailidis","raw_affiliation_strings":["University of Z\u00fcrich, Zurich, Switzerland","[University of Zurich, Z\u00fcrich, Switzerland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Z\u00fcrich, Zurich, Switzerland","institution_ids":["https://openalex.org/I202697423"]},{"raw_affiliation_string":"[University of Zurich, Z\u00fcrich, Switzerland]","institution_ids":["https://openalex.org/I202697423"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000147776","display_name":"Renato Pajarola","orcid":"https://orcid.org/0000-0002-6724-526X"},"institutions":[{"id":"https://openalex.org/I202697423","display_name":"University of Zurich","ror":"https://ror.org/02crff812","country_code":"CH","type":"education","lineage":["https://openalex.org/I202697423"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Renato Pajarola","raw_affiliation_strings":["University of Z\u00fcrich, Zurich, Switzerland","[University of Zurich, Z\u00fcrich, Switzerland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Z\u00fcrich, Zurich, Switzerland","institution_ids":["https://openalex.org/I202697423"]},{"raw_affiliation_string":"[University of Zurich, Z\u00fcrich, Switzerland]","institution_ids":["https://openalex.org/I202697423"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049683515","display_name":"Ioannis Andreadis","orcid":"https://orcid.org/0000-0003-1703-9633"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Ioannis Andreadis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","Department of Electrical and Computer Engineering Democritus University of Thrace Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering Democritus University of Thrace Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.9413,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.91431161,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"24","issue":"6","first_page":"929","last_page":"941"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13114","display_name":"Image Processing Techniques and Applications","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11105","display_name":"Advanced Image Processing Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.9324432015419006},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8027133941650391},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7931753993034363},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.7085212469100952},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.5563120245933533},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5413458347320557},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.48008519411087036},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.47902101278305054},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4631566107273102},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.44619542360305786},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3590814173221588},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.3270167112350464},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.10526034235954285}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.9324432015419006},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8027133941650391},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7931753993034363},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.7085212469100952},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.5563120245933533},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5413458347320557},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.48008519411087036},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.47902101278305054},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4631566107273102},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.44619542360305786},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3590814173221588},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.3270167112350464},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.10526034235954285},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsvt.2013.2290575","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsvt.2013.2290575","pdf_url":null,"source":{"id":"https://openalex.org/S115173108","display_name":"IEEE Transactions on Circuits and Systems for Video Technology","issn_l":"1051-8215","issn":["1051-8215","1558-2205"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems for Video Technology","raw_type":"journal-article"},{"id":"pmh:oai:www.zora.uzh.ch:104337","is_oa":false,"landing_page_url":"https://www.zora.uzh.ch/104337","pdf_url":null,"source":{"id":"https://openalex.org/S4306401281","display_name":"Zurich Open Repository and Archive (University of Zurich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I202697423","host_organization_name":"University of Zurich","host_organization_lineage":["https://openalex.org/I202697423"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"Michailidis, Georgios-Tsampikos; Pajarola, R; Andreadis, Ioannis (2014). High performance stereo system for dense 3D reconstruction. IEEE Transactions on Circuits and Systems for Video Technology, 24(6):929-941.","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W226431050","https://openalex.org/W1480704402","https://openalex.org/W1485479798","https://openalex.org/W1509048328","https://openalex.org/W1585936608","https://openalex.org/W1606983609","https://openalex.org/W1779678896","https://openalex.org/W1979846720","https://openalex.org/W1997720391","https://openalex.org/W2012850966","https://openalex.org/W2034094862","https://openalex.org/W2039548306","https://openalex.org/W2058594225","https://openalex.org/W2064503577","https://openalex.org/W2093309804","https://openalex.org/W2104974755","https://openalex.org/W2113742185","https://openalex.org/W2115280583","https://openalex.org/W2126850011","https://openalex.org/W2128369195","https://openalex.org/W2136375504","https://openalex.org/W2544590774","https://openalex.org/W4234703904","https://openalex.org/W6628723309","https://openalex.org/W6636279000","https://openalex.org/W6660188515","https://openalex.org/W6665108158","https://openalex.org/W6673875518"],"related_works":["https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W1564576805","https://openalex.org/W2102495623","https://openalex.org/W4254372399","https://openalex.org/W1974740638","https://openalex.org/W2367348190","https://openalex.org/W594316872","https://openalex.org/W1976224881","https://openalex.org/W3208151864"],"abstract_inverted_index":{"3-D":[0,76],"stereo":[1],"reconstruction,":[2],"a":[3,10,14,38,66,80,142,165],"technique":[4],"that":[5,23],"estimates":[6],"per-pixel":[7],"depth":[8],"in":[9,170],"scene,":[11],"is":[12,35,45],"still":[13],"challenging":[15],"problem":[16],"mainly":[17],"due":[18],"to":[19,36,124,131],"some":[20],"prohibitive":[21],"factors":[22],"limit":[24],"its":[25,108,154],"performance":[26,155],"and":[27,87,104,149,156,173],"computational":[28],"ability.":[29],"The":[30,56,90],"aim":[31],"of":[32,59,96,122,145],"this":[33],"paper":[34],"present":[37],"new":[39],"hardware-efficient":[40],"disparity":[41,48,105,120,133],"map":[42],"computation,":[43],"which":[44,171],"based":[46,84],"on":[47,65,85,110],"space":[49],"image":[50],"processing":[51,174],"using":[52,79],"discrete":[53],"dynamic":[54],"systems.":[55],"hardware":[57,81],"architecture":[58,83,92],"the":[60,94],"proposed":[61,91],"system":[62],"was":[63],"implemented":[64],"high-end":[67],"field":[68],"programmable":[69],"gate":[70],"array":[71],"(FPGA)":[72],"device,":[73],"offering":[74],"real-time":[75,136,139],"reconstruction":[77],"speeds":[78],"aware":[82],"parallelism":[86],"process":[88],"pipelining.":[89],"fulfills":[93],"requirements":[95],"real-world":[97],"applications":[98,169],"regarding":[99],"resource":[100],"usage,":[101],"frame":[102],"rates,":[103],"resolution,":[106],"while":[107],"implementation":[109],"an":[111],"Altera":[112],"Stratix":[113],"IV":[114],"family":[115],"FPGA":[116],"device":[117],"can":[118],"extract":[119],"maps":[121],"up":[123,130],"1280":[125],"\u00d7":[126],"1024":[127],"pixels":[128],"with":[129],"128":[132],"levels":[134],"under":[135],"or":[137],"near":[138],"conditions":[140],"at":[141],"clock":[143],"rate":[144],"168":[146],"MHz.":[147],"Qualitative":[148],"quantitative":[150],"results":[151],"also":[152],"demonstrate":[153],"improvement":[157],"over":[158],"previous":[159],"hardware-related":[160],"studies,":[161],"making":[162],"our":[163],"approach":[164],"suitable":[166],"candidate":[167],"for":[168],"timing":[172],"constraints":[175],"are":[176],"critical.":[177]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}