{"id":"https://openalex.org/W2167202857","doi":"https://doi.org/10.1109/tcsvt.2009.2035832","title":"A Reconfigurable Embedded System for 1000 f/s Real-Time Vision","display_name":"A Reconfigurable Embedded System for 1000 f/s Real-Time Vision","publication_year":2009,"publication_date":"2009-11-06","ids":{"openalex":"https://openalex.org/W2167202857","doi":"https://doi.org/10.1109/tcsvt.2009.2035832","mag":"2167202857"},"language":"en","primary_location":{"id":"doi:10.1109/tcsvt.2009.2035832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsvt.2009.2035832","pdf_url":null,"source":{"id":"https://openalex.org/S115173108","display_name":"IEEE Transactions on Circuits and Systems for Video Technology","issn_l":"1051-8215","issn":["1051-8215","1558-2205"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems for Video Technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076231338","display_name":"Takashi Komuro","orcid":"https://orcid.org/0000-0002-7862-4505"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Takashi Komuro","raw_affiliation_strings":["School of Information Science and Technology, University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"School of Information Science and Technology, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014248338","display_name":"Tomohira Tabata","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomohira Tabata","raw_affiliation_strings":["Institute of Engineering Innovation, School of Engineering, University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Institute of Engineering Innovation, School of Engineering, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010897098","display_name":"Masatoshi Ishikawa","orcid":"https://orcid.org/0000-0002-6096-830X"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masatoshi Ishikawa","raw_affiliation_strings":["Institute of Engineering Innovation, School of Engineering, University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Institute of Engineering Innovation, School of Engineering, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5076231338"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":1.1963,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.818696,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"20","issue":"4","first_page":"496","last_page":"504"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12389","display_name":"Infrared Target Detection Methodologies","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.8403458595275879},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.8292548656463623},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7961574792861938},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7859370708465576},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6002311706542969},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.5904277563095093},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.5718163251876831},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5053122639656067},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.49693015217781067},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.4299372136592865},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.4194277822971344},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.41591739654541016},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.4104834794998169},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3496726155281067},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16696330904960632},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.1331983208656311},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10732373595237732}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.8403458595275879},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.8292548656463623},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7961574792861938},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7859370708465576},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6002311706542969},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.5904277563095093},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.5718163251876831},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5053122639656067},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.49693015217781067},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.4299372136592865},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.4194277822971344},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.41591739654541016},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.4104834794998169},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3496726155281067},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16696330904960632},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.1331983208656311},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10732373595237732},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsvt.2009.2035832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsvt.2009.2035832","pdf_url":null,"source":{"id":"https://openalex.org/S115173108","display_name":"IEEE Transactions on Circuits and Systems for Video Technology","issn_l":"1051-8215","issn":["1051-8215","1558-2205"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems for Video Technology","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.44999998807907104,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1490279331","https://openalex.org/W1553337027","https://openalex.org/W1873393810","https://openalex.org/W1970525521","https://openalex.org/W2011890870","https://openalex.org/W2042428599","https://openalex.org/W2083770087","https://openalex.org/W2097146793","https://openalex.org/W2097988027","https://openalex.org/W2098759960","https://openalex.org/W2100191292","https://openalex.org/W2104839467","https://openalex.org/W2109218940","https://openalex.org/W2111730644","https://openalex.org/W2112311639","https://openalex.org/W2119709428","https://openalex.org/W2120135262","https://openalex.org/W2122066961","https://openalex.org/W2124114620","https://openalex.org/W2126879381","https://openalex.org/W2128008266","https://openalex.org/W2128958162","https://openalex.org/W2129629060","https://openalex.org/W2131553000","https://openalex.org/W2148253248","https://openalex.org/W2154370333","https://openalex.org/W2160724209","https://openalex.org/W2166450714","https://openalex.org/W2170106379","https://openalex.org/W2171843744","https://openalex.org/W2257771394","https://openalex.org/W4230834981","https://openalex.org/W4256216617","https://openalex.org/W6678786226"],"related_works":["https://openalex.org/W3103981520","https://openalex.org/W200972441","https://openalex.org/W2038220260","https://openalex.org/W1857140530","https://openalex.org/W1545578515","https://openalex.org/W1544665014","https://openalex.org/W2098458348","https://openalex.org/W2158008050","https://openalex.org/W2150194641","https://openalex.org/W2128620931"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"proposed":[4,34,129],"an":[5,38,122],"architecture":[6],"of":[7,17,37,50,70,121,133],"embedded":[8,39],"systems":[9],"for":[10],"high-frame-rate":[11],"real-time":[12],"vision":[13],"on":[14,127],"the":[15,68,78,92,116,128,131,140],"order":[16],"1000":[18],"f/s,":[19],"which":[20,91],"achieved":[21],"both":[22],"hardware":[23,85],"reconfigurability":[24],"and":[25,41,58,72,136],"easy":[26],"algorithm":[27],"implementation":[28],"while":[29],"fulfilling":[30],"performance":[31,134],"demands.":[32],"The":[33,119],"system":[35,124,141],"consisted":[36],"microprocessor":[40],"field":[42],"programmable":[43],"gate":[44],"arrays":[45],"(FPGAs).":[46],"A":[47,87],"coprocessor":[48,100],"consisting":[49],"memory":[51,54],"units,":[52,57],"direct":[53],"access":[55],"controller":[56],"image":[59],"processing":[60,94,108,114,117],"units":[61,71],"were":[62,142],"implemented":[63],"in":[64,90,115],"each":[65,99],"FPGA.":[66],"While":[67],"number":[69],"functions":[73],"are":[74],"reconfigurable":[75],"by":[76],"reprogramming":[77],"FPGAs,":[79],"users":[80],"can":[81],"implement":[82],"algorithms":[83],"without":[84],"knowledge.":[86],"descriptor":[88],"method":[89],"central":[93],"unit":[95],"gave":[96],"instructions":[97],"to":[98],"through":[101],"a":[102],"register":[103],"array":[104],"enabled":[105],"task-level":[106],"parallel":[107,113],"as":[109,111],"well":[110],"pixel-level":[112],"units.":[118],"specifications":[120],"evaluation":[123],"developed":[125],"based":[126],"architecture,":[130],"results":[132],"evaluation,":[135],"application":[137],"examples":[138],"using":[139],"shown.":[143]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}