{"id":"https://openalex.org/W2133521772","doi":"https://doi.org/10.1109/tcsvt.2009.2031523","title":"Development of a High-Level Simulation Approach and Its Application to Multicore Video Decoding","display_name":"Development of a High-Level Simulation Approach and Its Application to Multicore Video Decoding","publication_year":2009,"publication_date":"2009-09-04","ids":{"openalex":"https://openalex.org/W2133521772","doi":"https://doi.org/10.1109/tcsvt.2009.2031523","mag":"2133521772"},"language":"en","primary_location":{"id":"doi:10.1109/tcsvt.2009.2031523","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsvt.2009.2031523","pdf_url":null,"source":{"id":"https://openalex.org/S115173108","display_name":"IEEE Transactions on Circuits and Systems for Video Technology","issn_l":"1051-8215","issn":["1051-8215","1558-2205"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems for Video Technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010407328","display_name":"Florian Seitner","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"F.H. Seitner","raw_affiliation_strings":["University of Technology, Vienna, Vienna, Austria","Vienna University of technology, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"University of Technology, Vienna, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Vienna University of technology, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085253481","display_name":"Michael Bleyer","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"M. Bleyer","raw_affiliation_strings":["University of Technology, Vienna, Vienna, Austria","Vienna University of technology, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"University of Technology, Vienna, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Vienna University of technology, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026627076","display_name":"Margrit Gelautz","orcid":"https://orcid.org/0000-0002-9476-0865"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"M. Gelautz","raw_affiliation_strings":["University of Technology, Vienna, Vienna, Austria","Vienna University of technology, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"University of Technology, Vienna, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Vienna University of technology, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055009342","display_name":"Ralf M. Beuschel","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R.M. Beuschel","raw_affiliation_strings":["DSP-Weuffen, Amtzell, Germany"],"affiliations":[{"raw_affiliation_string":"DSP-Weuffen, Amtzell, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5010407328"],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":null,"apc_paid":null,"fwci":0.804,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74888784,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"19","issue":"11","first_page":"1667","last_page":"1679"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8375172019004822},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.781203031539917},{"id":"https://openalex.org/keywords/video-decoder","display_name":"Video decoder","score":0.6551505327224731},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5922168493270874},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.490716814994812},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4447607100009918},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4384259283542633},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4383808374404907},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43418997526168823},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41647446155548096},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.174678236246109},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08143585920333862}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8375172019004822},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.781203031539917},{"id":"https://openalex.org/C2776580754","wikidata":"https://www.wikidata.org/wiki/Q25098614","display_name":"Video decoder","level":3,"score":0.6551505327224731},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5922168493270874},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.490716814994812},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4447607100009918},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4384259283542633},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4383808374404907},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43418997526168823},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41647446155548096},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.174678236246109},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08143585920333862}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsvt.2009.2031523","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsvt.2009.2031523","pdf_url":null,"source":{"id":"https://openalex.org/S115173108","display_name":"IEEE Transactions on Circuits and Systems for Video Technology","issn_l":"1051-8215","issn":["1051-8215","1558-2205"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems for Video Technology","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.158.2360","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.158.2360","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://publik.tuwien.ac.at/files/PubDat_179289.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1999421692","https://openalex.org/W2007873462","https://openalex.org/W2024800288","https://openalex.org/W2031487553","https://openalex.org/W2073906129","https://openalex.org/W2082169624","https://openalex.org/W2098339495","https://openalex.org/W2126637420","https://openalex.org/W2134140745","https://openalex.org/W2138952175","https://openalex.org/W2140029418","https://openalex.org/W2144433126","https://openalex.org/W2163935347","https://openalex.org/W2536089213","https://openalex.org/W6671117327","https://openalex.org/W6679952451"],"related_works":["https://openalex.org/W2379147708","https://openalex.org/W2111062328","https://openalex.org/W3023876411","https://openalex.org/W123152114","https://openalex.org/W2078233703","https://openalex.org/W2391909979","https://openalex.org/W2181785899","https://openalex.org/W2108386578","https://openalex.org/W1994609733","https://openalex.org/W1572417577"],"abstract_inverted_index":{"<para":[0],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[1],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[2],"In":[3],"this":[4,141],"paper,":[5],"we":[6,92,119,151],"introduce":[7],"a":[8,41,57,62,98,115,130],"high-level":[9],"simulation":[10],"methodology":[11],"for":[12,96,123],"the":[13,37,78,125,136,153],"modeling":[14],"of":[15,26,39,73,80,158,175],"multicore":[16,131,142],"video":[17,28],"processing":[18,29,165],"architectures.":[19],"This":[20],"method":[21,51,95],"allows":[22],"design":[23],"space":[24],"explorations":[25],"parallel":[27,99],"applications":[30],"(VPAs).":[31],"It":[32],"is":[33,166,173],"used":[34],"to":[35,55,110],"test":[36],"performance":[38,126,138,178],"running":[40],"VPA":[42],"on":[43,61],"arbitrary":[44],"virtual":[45],"hardware":[46],"and":[47,86,144,163],"software":[48],"configurations.":[49],"The":[50,71,156,168],"represents":[52],"an":[53,67,90],"alternative":[54],"performing":[56],"\u201ccomplete\u201d":[58],"decoder":[59,101,117,147,171],"implementation":[60],"field-programmable":[63],"gate":[64],"array":[65],"or":[66],"application-specific":[68],"integrated":[69],"circuit.":[70],"use":[72,93,120,157],"our":[74,94,121,177],"method,":[75],"therefore,":[76],"yields":[77],"advantage":[79],"being":[81],"considerably":[82],"more":[83],"time,":[84],"labor,":[85],"cost":[87],"efficient.":[88],"As":[89],"application,":[91],"designing":[97],"H.264":[100,170],"targeting":[102],"720":[103],"p":[104],"25":[105],"resolution":[106],"at":[107],"bit-rates":[108],"up":[109],"50":[111],"Mb/s.":[112],"Starting":[113],"from":[114],"single-core":[116],"implementation,":[118],"simulator":[122],"estimating":[124],"gain":[127],"when":[128],"using":[129],"architecture.":[132],"We":[133],"then":[134],"detect":[135],"major":[137],"bottlenecks":[139],"in":[140],"system":[143],"perform":[145],"additional":[146],"splittings":[148],"accordingly":[149],"until":[150],"reach":[152],"targeted":[154],"requirements.":[155,179],"functional":[159],"splitting":[160],"(i.e.,":[161],"pipelining)":[162],"data-parallel":[164],"demonstrated.":[167],"final":[169],"architecture":[172],"capable":[174],"fulfilling":[176],"</para>":[180]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}