{"id":"https://openalex.org/W7160336111","doi":"https://doi.org/10.1109/tcsii.2026.3690140","title":"Hybrid-Polarity Logic Design and an Automated Algorithm for Glitch-Optimized Arithmetic Units","display_name":"Hybrid-Polarity Logic Design and an Automated Algorithm for Glitch-Optimized Arithmetic Units","publication_year":2026,"publication_date":"2026-05-05","ids":{"openalex":"https://openalex.org/W7160336111","doi":"https://doi.org/10.1109/tcsii.2026.3690140"},"language":null,"primary_location":{"id":"doi:10.1109/tcsii.2026.3690140","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2026.3690140","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5135378588","display_name":"Yuxuan Du","orcid":"https://orcid.org/0000-0003-0017-7749"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuxuan Du","raw_affiliation_strings":["National ASIC Center, Southeast University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0003-0017-7749","affiliations":[{"raw_affiliation_string":"National ASIC Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111284234","display_name":"Zhangrui Qian","orcid":null},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangrui Qian","raw_affiliation_strings":["National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China"],"raw_orcid":"https://orcid.org/0009-0006-3109-7599","affiliations":[{"raw_affiliation_string":"National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5122339526","display_name":"Tuo Li","orcid":null},"institutions":[{"id":"https://openalex.org/I4210160779","display_name":"Institute of New Materials","ror":"https://ror.org/04s8x9847","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210142748","https://openalex.org/I4210160779"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tuo Li","raw_affiliation_strings":["Shandong Yunhai Guochuang Innovative Technology Company Ltd., Jinan, China"],"raw_orcid":"https://orcid.org/0009-0001-4034-4305","affiliations":[{"raw_affiliation_string":"Shandong Yunhai Guochuang Innovative Technology Company Ltd., Jinan, China","institution_ids":["https://openalex.org/I4210160779"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100427134","display_name":"Changhong Wang","orcid":"https://orcid.org/0000-0001-7443-4715"},"institutions":[{"id":"https://openalex.org/I4210160779","display_name":"Institute of New Materials","ror":"https://ror.org/04s8x9847","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210142748","https://openalex.org/I4210160779"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Changhong Wang","raw_affiliation_strings":["Shandong Yunhai Guochuang Innovative Technology Company Ltd., Jinan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shandong Yunhai Guochuang Innovative Technology Company Ltd., Jinan, China","institution_ids":["https://openalex.org/I4210160779"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5124142569","display_name":"Zhihao Yan","orcid":null},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhihao Yan","raw_affiliation_strings":["National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065553573","display_name":"Kaize Zhou","orcid":"https://orcid.org/0009-0002-8656-5442"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kaize Zhou","raw_affiliation_strings":["National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China"],"raw_orcid":"https://orcid.org/0009-0002-8656-5442","affiliations":[{"raw_affiliation_string":"National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075837135","display_name":"Z H Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhuo Chen","raw_affiliation_strings":["National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006541988","display_name":"Jun Yin","orcid":"https://orcid.org/0000-0002-4195-4551"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Jun Yin","raw_affiliation_strings":["State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Taipa, Macau, China"],"raw_orcid":"https://orcid.org/0000-0002-4195-4551","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Taipa, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035278528","display_name":"Yan L\u00fc","orcid":"https://orcid.org/0000-0003-3055-0073"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yan Lu","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0001-9273-7576","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5135371378","display_name":"Weiwei Shan","orcid":"https://orcid.org/0000-0001-5520-1326"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiwei Shan","raw_affiliation_strings":["National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0001-5520-1326","affiliations":[{"raw_affiliation_string":"National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.47883922,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"73","issue":"6","first_page":"648","last_page":"652"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.40880000591278076,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.40880000591278076,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.19370000064373016,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.08309999853372574,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.35580000281333923},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.2937999963760376},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.24899999797344208},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.24660000205039978}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.611299991607666},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.585099995136261},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.531000018119812},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.35580000281333923},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.2937999963760376},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.288100004196167},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.25600001215934753},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.24899999797344208},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.24660000205039978},{"id":"https://openalex.org/C155920423","wikidata":"https://www.wikidata.org/wiki/Q4791120","display_name":"Arithmetic circuit complexity","level":3,"score":0.23739999532699585}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2026.3690140","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2026.3690140","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G330401164","display_name":null,"funder_award_id":"0103/2022/AFJ","funder_id":"https://openalex.org/F4320315893","funder_display_name":"VNU Science and Technology Development Fund"},{"id":"https://openalex.org/G5227578763","display_name":null,"funder_award_id":"92464302","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7332580563","display_name":null,"funder_award_id":"92464204","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320315893","display_name":"VNU Science and Technology Development Fund","ror":"https://ror.org/044vr6g03"},{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Artificial":[0],"Intelligence":[1],"(AI)":[2],"processors":[3],"and":[4,34,42,58,78,86,116,135,142,147,188],"Digital":[5],"Signal":[6],"Processing":[7],"(DSP)":[8],"chips":[9],"require":[10],"high-efficiency":[11],"arithmetic":[12,44,89],"units,":[13],"while":[14],"glitch-induced":[15],"power":[16,105,123,144,174],"has":[17],"become":[18],"a":[19,29,92,127],"major":[20],"obstacle":[21],"to":[22,54,71,84,99,140,161,172],"further":[23],"efficiency":[24,190],"improvement.":[25],"To":[26],"address":[27],"this,":[28],"hybrid-polarity":[30,118,183],"logic":[31,75,101],"design":[32,169,184],"method":[33],"an":[35,165],"automated":[36,108],"algorithm":[37,109],"are":[38,52],"proposed":[39,133],"for":[40,191],"low-power":[41],"glitch-optimized":[43],"units.":[45,90],"The":[46,62,107,176],"output":[47],"inverters":[48],"of":[49,65,181],"full/half":[50],"adders":[51],"removed":[53],"eliminate":[55],"redundant":[56],"switching":[57],"alleviate":[59],"path":[60],"imbalance.":[61],"logical":[63],"duality":[64],"these":[66],"inverted":[67,80],"cells":[68],"is":[69,97],"exploited":[70],"enable":[72],"both":[73],"conventional":[74],"(positive":[76],"polarity)":[77,83],"its":[79],"form":[81],"(negative":[82],"coexist":[85],"hybrid-propagate":[87],"in":[88,126,164,185],"Then,":[91],"glitch-analysis-based":[93],"inverter":[94],"re-insertion":[95],"strategy":[96],"used":[98],"ensure":[100],"correctness":[102],"with":[103,121,153],"minimal":[104],"cost.":[106],"merges":[110],"partial":[111],"products":[112],"from":[113],"complex":[114],"computations":[115],"explores":[117],"circuit":[119],"netlists":[120],"optimized":[122],"efficiency.":[124],"Simulated":[125],"28":[128],"nm":[129],"CMOS":[130],"process,":[131],"the":[132,179],"unsigned":[134],"signed":[136],"multipliers":[137],"achieve":[138],"up":[139,171],"54.40%":[141],"55.92%":[143],"gains,":[145],"13.67%":[146],"11.43%":[148],"delay":[149],"reduction,":[150],"respectively,":[151],"compared":[152],"their":[154],"corresponding":[155],"Design":[156],"Compiler-generated":[157],"baselines.":[158],"When":[159],"applied":[160],"dot-product":[162],"modules":[163],"AI":[166],"accelerator,":[167],"our":[168,182],"achieves":[170],"57.87%":[173],"reduction.":[175],"results":[177],"verify":[178],"effectiveness":[180],"mitigating":[186],"glitches":[187],"enhancing":[189],"large-scale":[192],"digital":[193],"systems.":[194]},"counts_by_year":[],"updated_date":"2026-05-30T06:14:24.967023","created_date":"2026-05-06T00:00:00"}