{"id":"https://openalex.org/W7148929398","doi":"https://doi.org/10.1109/tcsii.2026.3680570","title":"A 4-GHz Ring-VCO-Based Wideband Double-Sampling PLL With \u221288.2-dBc Reference Spur, 119-fs <sub>RMS</sub> Jitter and \u2212244.1-dB FOM","display_name":"A 4-GHz Ring-VCO-Based Wideband Double-Sampling PLL With \u221288.2-dBc Reference Spur, 119-fs <sub>RMS</sub> Jitter and \u2212244.1-dB FOM","publication_year":2026,"publication_date":"2026-04-03","ids":{"openalex":"https://openalex.org/W7148929398","doi":"https://doi.org/10.1109/tcsii.2026.3680570"},"language":null,"primary_location":{"id":"doi:10.1109/tcsii.2026.3680570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2026.3680570","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Longbiao Wang","orcid":"https://orcid.org/0009-0002-1525-3580"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Longbiao Wang","raw_affiliation_strings":["State Key Laboratory of Integrated Chip and System, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0002-1525-3580","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112542306","display_name":"Ming Che","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ming Che","raw_affiliation_strings":["State Key Laboratory of Integrated Chip and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5132917991","display_name":"Tianyuan Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tianyuan Zhang","raw_affiliation_strings":["State Key Laboratory of Integrated Chip and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5132888790","display_name":"Guanghui Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guanghui Zhao","raw_affiliation_strings":["State Key Laboratory of Integrated Chip and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5132845605","display_name":"Pengcheng He","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Pengcheng He","raw_affiliation_strings":["State Key Laboratory of Integrated Chip and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5132856449","display_name":"Na Yan","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Na Yan","raw_affiliation_strings":["State Key Laboratory of Integrated Chip and System, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-7012-404X","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108260046","display_name":"Yu Zhao","orcid":"https://orcid.org/0009-0007-2996-307X"},"institutions":[{"id":"https://openalex.org/I2799321762","display_name":"WuXi AppTec (China)","ror":"https://ror.org/04eh3ca90","country_code":"CN","type":"company","lineage":["https://openalex.org/I2799321762"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Zhao","raw_affiliation_strings":["Wuxi Grand Microelectronics Co., Ltd.,, Wuxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Wuxi Grand Microelectronics Co., Ltd.,, Wuxi, China","institution_ids":["https://openalex.org/I2799321762"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Hao Xu","orcid":"https://orcid.org/0000-0002-0044-1231"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Xu","raw_affiliation_strings":["State Key Laboratory of Integrated Chip and System, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-0044-1231","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5132885043","display_name":"Peng Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Peng Chen","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland"],"raw_orcid":"https://orcid.org/0000-0002-2872-9421","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038936472","display_name":"Xiongchuan Huang","orcid":"https://orcid.org/0000-0002-7581-2084"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiongchuan Huang","raw_affiliation_strings":["State Key Laboratory of Integrated Chip and System, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-7581-2084","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":10,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.64889215,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"73","issue":"5","first_page":"533","last_page":"537"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.24940000474452972,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.24940000474452972,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10767","display_name":"Advanced Photonic Communication Systems","score":0.23569999635219574,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.19859999418258667,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.49570000171661377},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.46959999203681946},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.43549999594688416},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.3043999969959259},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.2827000021934509}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.49570000171661377},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4887000024318695},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4814999997615814},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.46959999203681946},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.45170000195503235},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.43549999594688416},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3529999852180481},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3086000084877014},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.3043999969959259},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.29840001463890076},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2827000021934509},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.2761000096797943},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.26460000872612},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.2606000006198883}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2026.3680570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2026.3680570","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.750800371170044}],"awards":[{"id":"https://openalex.org/G3001723670","display_name":null,"funder_award_id":"2025YFF0514501","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"},{"id":"https://openalex.org/G8331894299","display_name":null,"funder_award_id":"62434003","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2131053965","https://openalex.org/W2295656041","https://openalex.org/W2802887626","https://openalex.org/W2913416661","https://openalex.org/W2997237388","https://openalex.org/W3094095022","https://openalex.org/W3181177329","https://openalex.org/W4286571704","https://openalex.org/W4310055006","https://openalex.org/W4312261872","https://openalex.org/W4313117103","https://openalex.org/W4392746165","https://openalex.org/W4392746212","https://openalex.org/W4393170803","https://openalex.org/W4402508060"],"related_works":[],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"a":[3,25,36,70,81,86,120,127],"ring-VCO-based":[4],"type-II":[5],"double-sampling":[6],"phase-locked":[7],"loop":[8,48],"(DSPLL)":[9],"by":[10,23,96],"jointly":[11],"engineering":[12],"bandwidth":[13,20],"extension":[14],"and":[15,32,42,50,80,99],"reference":[16,65,121],"spur":[17,66,122],"suppression.":[18],"Loop":[19],"is":[21,67],"extended":[22],"inserting":[24],"unit-gain":[26],"buffer":[27],"(UGB)":[28],"between":[29,46],"the":[30,40,47,55,92,97,106],"sampling":[31,98],"holding":[33,88,100],"capacitors,":[34],"introducing":[35],"source-degeneration":[37],"zero":[38],"in":[39,103],"GM,":[41],"placing":[43],"another":[44],"UGB":[45],"filter":[49],"ring":[51,60],"VCO":[52,61],"to":[53,118],"compensate":[54],"phase":[56,62],"margin,":[57],"thereby":[58],"suppressing":[59],"noise.":[63],"Low":[64],"achieved":[68],"adopting":[69],"T-shape":[71],"switch":[72,77],"for":[73,78],"sampling,":[74],"an":[75,110],"F-shape":[76],"holding,":[79],"narrow-pulse":[82],"timing":[83],"scheme":[84],"with":[85,126],"shared":[87],"clock,":[89],"which":[90],"mitigates":[91],"voltage":[93],"ripple":[94],"induced":[95],"nonidealities.":[101],"Fabricated":[102],"65-nm":[104],"CMOS,":[105],"proposed":[107],"DSPLL":[108],"achieves":[109],"RMS":[111],"jitter":[112],"of":[113,124,130],"119-fs":[114],"integrated":[115],"from":[116],"1-kHz":[117],"100-MHz,":[119],"level":[123],"\u221288.2-dBc":[125],"jitter-power":[128],"figure-of-merit":[129],"\u2212244.1-dB.":[131]},"counts_by_year":[],"updated_date":"2026-05-06T06:03:25.996018","created_date":"2026-04-04T00:00:00"}