{"id":"https://openalex.org/W7131388477","doi":"https://doi.org/10.1109/tcsii.2026.3667894","title":"A 1.2-ns Delay Level Shifter Circuit Using Multiple Fast Charging, Discharging, and Feed-Forward Paths","display_name":"A 1.2-ns Delay Level Shifter Circuit Using Multiple Fast Charging, Discharging, and Feed-Forward Paths","publication_year":2026,"publication_date":"2026-02-25","ids":{"openalex":"https://openalex.org/W7131388477","doi":"https://doi.org/10.1109/tcsii.2026.3667894"},"language":null,"primary_location":{"id":"doi:10.1109/tcsii.2026.3667894","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2026.3667894","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010360162","display_name":"Amir Aghajani","orcid":null},"institutions":[{"id":"https://openalex.org/I43406934","display_name":"Universit\u00e9 Laval","ror":"https://ror.org/04sjchr03","country_code":"CA","type":"education","lineage":["https://openalex.org/I43406934"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Amir Aghajani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Université Laval, Quebec, QC, Canada"],"raw_orcid":"https://orcid.org/0000-0002-3363-9594","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Université Laval, Quebec, QC, Canada","institution_ids":["https://openalex.org/I43406934"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109446247","display_name":"Mohammad Makhdoumi Akram","orcid":"https://orcid.org/0000-0002-3637-3963"},"institutions":[{"id":"https://openalex.org/I43406934","display_name":"Universit\u00e9 Laval","ror":"https://ror.org/04sjchr03","country_code":"CA","type":"education","lineage":["https://openalex.org/I43406934"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohammad Makhdoumi Akram","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Université Laval, Quebec, QC, Canada"],"raw_orcid":"https://orcid.org/0000-0002-3637-3963","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Université Laval, Quebec, QC, Canada","institution_ids":["https://openalex.org/I43406934"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017241909","display_name":"Reza Bostani","orcid":"https://orcid.org/0009-0000-8733-1192"},"institutions":[{"id":"https://openalex.org/I43406934","display_name":"Universit\u00e9 Laval","ror":"https://ror.org/04sjchr03","country_code":"CA","type":"education","lineage":["https://openalex.org/I43406934"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Reza Bostani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Université Laval, Quebec, QC, Canada"],"raw_orcid":"https://orcid.org/0009-0000-8733-1192","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Université Laval, Quebec, QC, Canada","institution_ids":["https://openalex.org/I43406934"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Ahmad Hassan","orcid":"https://orcid.org/0000-0002-2215-5375"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ahmad Hassan","raw_affiliation_strings":["Department of Electrical Engineering, Polytechnique Montreal, Polystim Neurotechnology Laboratory, Montreal, QC, Canada"],"raw_orcid":"https://orcid.org/0000-0002-2215-5375","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Polytechnique Montreal, Polystim Neurotechnology Laboratory, Montreal, QC, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018071134","display_name":"Benoit Gosselin","orcid":"https://orcid.org/0000-0003-1473-3451"},"institutions":[{"id":"https://openalex.org/I43406934","display_name":"Universit\u00e9 Laval","ror":"https://ror.org/04sjchr03","country_code":"CA","type":"education","lineage":["https://openalex.org/I43406934"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Benoit Gosselin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Université Laval, Quebec, QC, Canada"],"raw_orcid":"https://orcid.org/0000-0003-1473-3451","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Université Laval, Quebec, QC, Canada","institution_ids":["https://openalex.org/I43406934"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5010360162"],"corresponding_institution_ids":["https://openalex.org/I43406934"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.35532145,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"73","issue":"4","first_page":"393","last_page":"397"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.2766999900341034,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.2766999900341034,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.25920000672340393,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.14409999549388885,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.7250999808311462},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7092999815940857},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5957000255584717},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.5920000076293945},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.539900004863739},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.5059000253677368},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.475600004196167}],"concepts":[{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.7250999808311462},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7092999815940857},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5957000255584717},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.5920000076293945},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5662999749183655},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.539900004863739},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5273000001907349},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.5059000253677368},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.475600004196167},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4410000145435333},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3887999951839447},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3684999942779541},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.34709998965263367},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.33070001006126404},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.32580000162124634},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.31610000133514404},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.29120001196861267},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.28700000047683716},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2694999873638153},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.26499998569488525}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2026.3667894","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2026.3667894","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:publications.polymtl.ca:73468","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/73468/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2157419523","display_name":null,"funder_award_id":"ALLRP 560393\u201320","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"},{"id":"https://openalex.org/G311654609","display_name":null,"funder_award_id":"RGPIN-2022-03984","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"},{"id":"https://openalex.org/G4030002078","display_name":null,"funder_award_id":"ALLRP 560393?20","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"}],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,83],"new":[4],"high-speed,":[5],"low-power":[6],"level":[7,108],"shifter":[8,109],"circuit":[9,68,140],"capable":[10],"of":[11,91,100,138],"converting":[12],"low-voltage":[13],"input":[14,70,98],"pulses":[15,19],"to":[16,38,76,82],"high-voltage":[17],"output":[18],"with":[20,114],"minimal":[21],"propagation":[22,89],"delay":[23],"and":[24,35,41,49,58,79,94,103,123,129],"dynamic":[25],"power":[26],"consumption.":[27],"The":[28,107,134],"proposed":[29],"architecture":[30],"leverages":[31],"fast":[32],"feed-forward,":[33],"charging":[34],"discharging":[36],"paths":[37],"enhance":[39],"speed":[40],"energy":[42,112,116],"efficiency,":[43],"making":[44],"it":[45],"suitable":[46],"for":[47,97,126],"high-performance":[48],"high-speed":[50,56],"applications":[51],"such":[52],"as":[53],"system-on-chip":[54],"(SoCs),":[55],"memories,":[57],"FPGAs.":[59],"Implemented":[60],"in":[61],"130":[62],"nm":[63],"TSMC":[64],"CMOS":[65],"technology,":[66],"the":[67,139,147],"supports":[69],"voltages":[71,99],"ranging":[72],"from":[73],"200":[74],"mV":[75],"0.8":[77],"V":[78,85,102,128,131],"converts":[80],"them":[81],"1.2":[84],"output.":[86],"It":[87],"achieves":[88],"delays":[90],"1.19":[92],"ns":[93,96],"0.34":[95],"0.3":[101,127],"0.4":[104,130],"V,":[105],"respectively.":[106,133],"exhibits":[110],"low":[111],"consumption,":[113],"average":[115],"per":[117],"transition":[118],"measured":[119],"at":[120],"16.22":[121],"fJ":[122,125],"14.92":[124],"inputs,":[132],"total":[135],"silicon":[136],"area":[137],"is":[141],"49.4":[142],"\u03bcm\u00b2.":[143],"We":[144],"show":[145],"that":[146],"presented":[148],"design":[149],"outperforms":[150],"recent":[151],"solutions.":[152]},"counts_by_year":[],"updated_date":"2026-05-05T08:41:31.759640","created_date":"2026-02-26T00:00:00"}