{"id":"https://openalex.org/W7105596337","doi":"https://doi.org/10.1109/tcsii.2025.3632254","title":"Experimentation of Bandpass NGD Inductorless Integrated Circuit Designed With 180-nm CMOS Technology RC-Network","display_name":"Experimentation of Bandpass NGD Inductorless Integrated Circuit Designed With 180-nm CMOS Technology RC-Network","publication_year":2025,"publication_date":"2025-11-13","ids":{"openalex":"https://openalex.org/W7105596337","doi":"https://doi.org/10.1109/tcsii.2025.3632254"},"language":null,"primary_location":{"id":"doi:10.1109/tcsii.2025.3632254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2025.3632254","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Long Wang","orcid":"https://orcid.org/0009-0006-5654-8368"},"institutions":[{"id":"https://openalex.org/I200845125","display_name":"Nanjing University of Information Science and Technology","ror":"https://ror.org/02y0rxk19","country_code":"CN","type":"education","lineage":["https://openalex.org/I200845125"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Long Wang","raw_affiliation_strings":["College of Electronics and Information Engineering, Nanjing University of Information Science and Technology (NUIST), Nanjing, Jiangsu, China"],"raw_orcid":"https://orcid.org/0009-0006-5654-8368","affiliations":[{"raw_affiliation_string":"College of Electronics and Information Engineering, Nanjing University of Information Science and Technology (NUIST), Nanjing, Jiangsu, China","institution_ids":["https://openalex.org/I200845125"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jiarun Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I200845125","display_name":"Nanjing University of Information Science and Technology","ror":"https://ror.org/02y0rxk19","country_code":"CN","type":"education","lineage":["https://openalex.org/I200845125"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiarun Xu","raw_affiliation_strings":["College of Electronics and Information Engineering, Nanjing University of Information Science and Technology (NUIST), Nanjing, Jiangsu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Electronics and Information Engineering, Nanjing University of Information Science and Technology (NUIST), Nanjing, Jiangsu, China","institution_ids":["https://openalex.org/I200845125"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Fayu Wan","orcid":"https://orcid.org/0000-0002-5626-6065"},"institutions":[{"id":"https://openalex.org/I200845125","display_name":"Nanjing University of Information Science and Technology","ror":"https://ror.org/02y0rxk19","country_code":"CN","type":"education","lineage":["https://openalex.org/I200845125"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fayu Wan","raw_affiliation_strings":["College of Electronics and Information Engineering, Nanjing University of Information Science and Technology (NUIST), Nanjing, Jiangsu, China"],"raw_orcid":"https://orcid.org/0000-0002-5626-6065","affiliations":[{"raw_affiliation_string":"College of Electronics and Information Engineering, Nanjing University of Information Science and Technology (NUIST), Nanjing, Jiangsu, China","institution_ids":["https://openalex.org/I200845125"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Xiaohe Chen","orcid":"https://orcid.org/0000-0003-0508-5392"},"institutions":[{"id":"https://openalex.org/I204553293","display_name":"China University of Petroleum, Beijing","ror":"https://ror.org/041qf4r12","country_code":"CN","type":"education","lineage":["https://openalex.org/I204553293"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaohe Chen","raw_affiliation_strings":["College of Information Science and Engineering, China University of Petroleum, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0003-0508-5392","affiliations":[{"raw_affiliation_string":"College of Information Science and Engineering, China University of Petroleum, Beijing, China","institution_ids":["https://openalex.org/I204553293"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Nathan B. Gurgel","orcid":"https://orcid.org/0000-0001-6175-7064"},"institutions":[{"id":"https://openalex.org/I41455075","display_name":"Universidade Federal de Campina Grande","ror":"https://ror.org/00eftnx64","country_code":"BR","type":"education","lineage":["https://openalex.org/I41455075"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Nathan B. Gurgel","raw_affiliation_strings":["Applied Electromagnetic and Microwave Laboratory, Federal University of Campina Grande, Campina Grande, Brazil"],"raw_orcid":"https://orcid.org/0000-0001-6175-7064","affiliations":[{"raw_affiliation_string":"Applied Electromagnetic and Microwave Laboratory, Federal University of Campina Grande, Campina Grande, Brazil","institution_ids":["https://openalex.org/I41455075"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Lagouge Tartibu","orcid":"https://orcid.org/0000-0003-2111-7155"},"institutions":[{"id":"https://openalex.org/I24027795","display_name":"University of Johannesburg","ror":"https://ror.org/04z6c2n17","country_code":"ZA","type":"education","lineage":["https://openalex.org/I24027795"]}],"countries":["ZA"],"is_corresponding":false,"raw_author_name":"Lagouge Tartibu","raw_affiliation_strings":["Department of Mechanical Engineering, University of Johannesburg, Johannesburg, South Africa"],"raw_orcid":"https://orcid.org/0000-0003-2111-7155","affiliations":[{"raw_affiliation_string":"Department of Mechanical Engineering, University of Johannesburg, Johannesburg, South Africa","institution_ids":["https://openalex.org/I24027795"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Dmitry Kholodnyak","orcid":"https://orcid.org/0000-0002-2477-0312"},"institutions":[{"id":"https://openalex.org/I41518628","display_name":"Saint Petersburg State Electrotechnical University","ror":"https://ror.org/023bq8521","country_code":"RU","type":"education","lineage":["https://openalex.org/I41518628"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Dmitry Kholodnyak","raw_affiliation_strings":["Department of Microwave Electronics, Saint Petersburg Electrotechnical University “LETI,”, Saint Petersburg, Russia"],"raw_orcid":"https://orcid.org/0000-0002-2477-0312","affiliations":[{"raw_affiliation_string":"Department of Microwave Electronics, Saint Petersburg Electrotechnical University “LETI,”, Saint Petersburg, Russia","institution_ids":["https://openalex.org/I41518628"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Glauco Fontgalland","orcid":"https://orcid.org/0000-0003-3506-3522"},"institutions":[{"id":"https://openalex.org/I106465526","display_name":"University of Mount Union","ror":"https://ror.org/022xw8j65","country_code":"US","type":"education","lineage":["https://openalex.org/I106465526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Glauco Fontgalland","raw_affiliation_strings":["Brenton School of Engineering, University of Mount Union, Alliance, OH, USA"],"raw_orcid":"https://orcid.org/0000-0003-3506-3522","affiliations":[{"raw_affiliation_string":"Brenton School of Engineering, University of Mount Union, Alliance, OH, USA","institution_ids":["https://openalex.org/I106465526"]}]},{"author_position":"last","author":{"id":null,"display_name":"Blaise Ravelo","orcid":"https://orcid.org/0000-0001-7334-5016"},"institutions":[{"id":"https://openalex.org/I200845125","display_name":"Nanjing University of Information Science and Technology","ror":"https://ror.org/02y0rxk19","country_code":"CN","type":"education","lineage":["https://openalex.org/I200845125"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Blaise Ravelo","raw_affiliation_strings":["College of Electronics and Information Engineering, Nanjing University of Information Science and Technology (NUIST), Nanjing, Jiangsu, China"],"raw_orcid":"https://orcid.org/0000-0001-7334-5016","affiliations":[{"raw_affiliation_string":"College of Electronics and Information Engineering, Nanjing University of Information Science and Technology (NUIST), Nanjing, Jiangsu, China","institution_ids":["https://openalex.org/I200845125"]}]}],"institutions":[],"countries_distinct_count":5,"institutions_distinct_count":9,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5352,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.7417592,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"73","issue":"1","first_page":"63","last_page":"67"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.1054999977350235,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.1054999977350235,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11414","display_name":"Quantum optics and atomic interactions","score":0.10360000282526016,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.08150000125169754,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.746999979019165},{"id":"https://openalex.org/keywords/miniaturization","display_name":"Miniaturization","score":0.7414000034332275},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.6312999725341797},{"id":"https://openalex.org/keywords/band-pass-filter","display_name":"Band-pass filter","score":0.6123999953269958},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5708000063896179},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5051000118255615},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.43209999799728394},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4018999934196472}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.746999979019165},{"id":"https://openalex.org/C57528182","wikidata":"https://www.wikidata.org/wiki/Q1271842","display_name":"Miniaturization","level":2,"score":0.7414000034332275},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.6312999725341797},{"id":"https://openalex.org/C147788027","wikidata":"https://www.wikidata.org/wiki/Q2718101","display_name":"Band-pass filter","level":2,"score":0.6123999953269958},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5708000063896179},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5620999932289124},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5051000118255615},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.43209999799728394},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.43130001425743103},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42899999022483826},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42829999327659607},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4018999934196472},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.38109999895095825},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.36230000853538513},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3375999927520752},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.3370000123977661},{"id":"https://openalex.org/C196901423","wikidata":"https://www.wikidata.org/wiki/Q3933836","display_name":"Return loss","level":3,"score":0.29679998755455017},{"id":"https://openalex.org/C7054721","wikidata":"https://www.wikidata.org/wiki/Q1940572","display_name":"Center frequency","level":3,"score":0.29030001163482666},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.2896000146865845},{"id":"https://openalex.org/C81060104","wikidata":"https://www.wikidata.org/wiki/Q11653","display_name":"Electronic component","level":2,"score":0.2637999951839447},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.2630000114440918},{"id":"https://openalex.org/C2778588580","wikidata":"https://www.wikidata.org/wiki/Q6043060","display_name":"Integrated design","level":2,"score":0.25600001215934753},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.25429999828338623},{"id":"https://openalex.org/C188058453","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Discrete circuit","level":4,"score":0.2540000081062317}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2025.3632254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2025.3632254","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4575291872024536}],"awards":[{"id":"https://openalex.org/G223232483","display_name":null,"funder_award_id":"62371241","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2376084932","display_name":null,"funder_award_id":"62350610268","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4228073761","display_name":null,"funder_award_id":"L233002","funder_id":"https://openalex.org/F4320334977","funder_display_name":"Beijing Municipal Natural Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320334977","display_name":"Beijing Municipal Natural Science Foundation","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1603035500","https://openalex.org/W1606624346","https://openalex.org/W1967694188","https://openalex.org/W2004308785","https://openalex.org/W2022946674","https://openalex.org/W2032536371","https://openalex.org/W2047065884","https://openalex.org/W2058740198","https://openalex.org/W2064909958","https://openalex.org/W2105457219","https://openalex.org/W2117927146","https://openalex.org/W2141488609","https://openalex.org/W2561286748","https://openalex.org/W2589933580","https://openalex.org/W2593402631","https://openalex.org/W2755914858","https://openalex.org/W2791568288","https://openalex.org/W2793622589","https://openalex.org/W3036692051","https://openalex.org/W3094354538","https://openalex.org/W3136165224","https://openalex.org/W3155424345","https://openalex.org/W4210300041","https://openalex.org/W4313477557","https://openalex.org/W4319998019","https://openalex.org/W4405269803","https://openalex.org/W4411485092"],"related_works":[],"abstract_inverted_index":{"Miniaturization":[0],"remains":[1],"a":[2,67,78,83,91,113],"critical":[3],"challenge":[4],"for":[5,116],"Negative":[6],"Group":[7],"Delay":[8],"(NGD)":[9],"circuit":[10,21],"design.":[11],"This":[12],"paper":[13],"presents":[14],"an":[15,26,73],"inductorless":[16],"bandpass":[17],"(BP)":[18],"NGD":[19,74,110,117],"integrated":[20],"(IC)":[22],"designed":[23,45],"based":[24],"on":[25],"RC-topology":[27],"leveraging":[28],"180-nm":[29],"complementary":[30],"metal-oxide-semiconductor":[31],"(CMOS)":[32],"technology.":[33],"The":[34,51,62,98],"schematic":[35],"and":[36,90],"layout":[37],"of":[38,70,75,80,87,95],"the":[39,102],"BP-NGD":[40,53],"CMOS":[41],"IC":[42,103],"prototype":[43],"are":[44],"with":[46,108],"CADENCE":[47],"VIRTUOSO\u00ae":[48],"commercial":[49],"tool.":[50],"compact":[52],"chip":[54],"area":[55],"is":[56],"1.06":[57],"mm":[58],"\u00d7":[59],"0.55":[60],"mm.":[61],"key":[63],"performance":[64],"metrics":[65],"include":[66],"center":[68],"frequency":[69],"18.67":[71],"MHz,":[72,82],"-0.91":[76],"ns,":[77],"bandwidth":[79],"74.31":[81],"maximum":[84],"insertion":[85],"loss":[86,94],"-3.86":[88],"dB,":[89],"minimum":[92],"return":[93],"-11.04":[96],"dB.":[97],"results":[99],"demonstrate":[100],"that":[101],"design":[104],"effectively":[105],"balances":[106],"miniaturization":[107],"high-performance":[109],"characteristics,":[111],"providing":[112],"promising":[114],"solution":[115],"integration":[118],"in":[119],"system-on-chip":[120],"(SoC)":[121],"applications.":[122]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-11-13T00:00:00"}