{"id":"https://openalex.org/W4415593610","doi":"https://doi.org/10.1109/tcsii.2025.3626209","title":"ESTU: Enabling Spiking Transformers on Ultra-Low-Power FPGAs","display_name":"ESTU: Enabling Spiking Transformers on Ultra-Low-Power FPGAs","publication_year":2025,"publication_date":"2025-10-27","ids":{"openalex":"https://openalex.org/W4415593610","doi":"https://doi.org/10.1109/tcsii.2025.3626209"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2025.3626209","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2025.3626209","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tcsii.2025.3626209","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083767339","display_name":"Gianluca Leone","orcid":"https://orcid.org/0000-0001-5265-0759"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianluca Leone","raw_affiliation_strings":["Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy"],"raw_orcid":"https://orcid.org/0000-0001-5265-0759","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007366992","display_name":"Paola Busia","orcid":"https://orcid.org/0000-0002-1434-9858"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paola Busia","raw_affiliation_strings":["Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy"],"raw_orcid":"https://orcid.org/0000-0002-1434-9858","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Mauro Orr\u00fa","orcid":"https://orcid.org/0009-0003-2432-5803"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mauro Orr\u00fa","raw_affiliation_strings":["Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy"],"raw_orcid":"https://orcid.org/0009-0003-2432-5803","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007761671","display_name":"Luigi Raffo","orcid":"https://orcid.org/0000-0001-9683-009X"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luigi Raffo","raw_affiliation_strings":["Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy"],"raw_orcid":"https://orcid.org/0000-0001-9683-009X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050421874","display_name":"Paolo Meloni","orcid":"https://orcid.org/0000-0002-8106-4641"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Meloni","raw_affiliation_strings":["Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy"],"raw_orcid":"https://orcid.org/0000-0002-8106-4641","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I172446870"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":{"value":2645,"currency":"USD","value_usd":2645},"fwci":0.2692,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.52830282,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":96},"biblio":{"volume":"72","issue":"12","first_page":"2027","last_page":"2031"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9876000285148621,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9822999835014343,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.699400007724762},{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.6234999895095825},{"id":"https://openalex.org/keywords/transformer","display_name":"Transformer","score":0.5781000256538391},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4537000060081482},{"id":"https://openalex.org/keywords/edge-device","display_name":"Edge device","score":0.41100001335144043},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.33410000801086426}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.699400007724762},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6355000138282776},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.6234999895095825},{"id":"https://openalex.org/C66322947","wikidata":"https://www.wikidata.org/wiki/Q11658","display_name":"Transformer","level":3,"score":0.5781000256538391},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4537000060081482},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.41100001335144043},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3833000063896179},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.382999986410141},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3626999855041504},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35659998655319214},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.33410000801086426},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.33309999108314514},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3125},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.3095000088214874},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.296999990940094},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.27230000495910645},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2653000056743622},{"id":"https://openalex.org/C2778456923","wikidata":"https://www.wikidata.org/wiki/Q5337692","display_name":"Edge computing","level":3,"score":0.2581000030040741},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.2558000087738037},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.25360000133514404}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2025.3626209","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2025.3626209","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:iris.unica.it:11584/460645","is_oa":true,"landing_page_url":"https://hdl.handle.net/11584/460645","pdf_url":null,"source":{"id":"https://openalex.org/S4377196293","display_name":"UNICA IRIS Institutional Research Information System (University of Cagliari)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172446870","host_organization_name":"University of Cagliari","host_organization_lineage":["https://openalex.org/I172446870"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1109/tcsii.2025.3626209","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2025.3626209","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Spiking":[0,33,109],"Neural":[1,34],"Networks":[2,35],"(SNNs)":[3],"are":[4],"computational":[5],"efficient":[6],"algorithms":[7],"that":[8],"have":[9,24,51],"proven":[10],"to":[11,36,54,92,134],"be":[12],"very":[13],"effective":[14],"on":[15,107,119],"edge":[16,79,148],"applications.":[17,66],"Recent":[18],"efforts":[19],"of":[20,28,48,115,130,137,152],"the":[21,26,29,38,101,113,116,135,147,150],"scientific":[22],"community":[23],"investigated":[25],"integration":[27],"attention":[30],"layer":[31],"into":[32],"close":[37],"accuracy":[39,129],"gap":[40],"with":[41,60,85],"non-spiking":[42],"approaches.":[43],"As":[44],"effective,":[45],"hardware":[46,75],"implementations":[47],"spiking":[49,73,143],"transformers":[50,144],"remained":[52],"limited":[53],"high-end":[55],"FPGA":[56],"platforms":[57],"so":[58],"far,":[59],"power":[61,95],"requirements":[62],"incompatible":[63],"for":[64,78],"low-power":[65],"This":[67],"work":[68],"introduces":[69],"ESTU,":[70],"a":[71,120,138],"compact":[72],"transformer":[74],"architecture":[76],"tailored":[77],"deployment.":[80],"ESTU":[81,106],"has":[82],"been":[83],"designed":[84],"resource":[86,97],"minimization":[87],"in":[88,90,94],"mind":[89],"order":[91],"fit":[93],"and":[96,118],"constrained":[98],"FPGAs,":[99],"as":[100],"Lattice":[102],"iCE40UP5K.":[103],"We":[104],"validated":[105],"available":[108],"Transformer":[110],"models":[111],"at":[112,146,149],"State":[114],"Art":[117],"sEMG":[121],"classification":[122],"application":[123],"addressing":[124],"NinaPro":[125],"DB-5,":[126],"demonstrating":[127],"improved":[128],"over":[131],"2%":[132],"compared":[133],"results":[136],"vanilla":[139],"SNN,":[140],"fully":[141],"unlocking":[142],"capability":[145],"cost":[151],"3.76":[153],"mW":[154],"during":[155],"inference.":[156]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-09-01T08:31:24.195828","created_date":"2025-10-28T00:00:00"}