{"id":"https://openalex.org/W4415256845","doi":"https://doi.org/10.1109/tcsii.2025.3622231","title":"A MASH SAR ADC With Nonlinearity Error Shaping Achieving 101.6-dB SFDR and 83.6-dB SNDR","display_name":"A MASH SAR ADC With Nonlinearity Error Shaping Achieving 101.6-dB SFDR and 83.6-dB SNDR","publication_year":2025,"publication_date":"2025-10-16","ids":{"openalex":"https://openalex.org/W4415256845","doi":"https://doi.org/10.1109/tcsii.2025.3622231"},"language":null,"primary_location":{"id":"doi:10.1109/tcsii.2025.3622231","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2025.3622231","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100744352","display_name":"Xianghui Zhang","orcid":"https://orcid.org/0000-0002-6265-8719"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xianghui Zhang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Xidian University, Xi&#x2019;an, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035821675","display_name":"Yanbo Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanbo Zhang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Xidian University, Xi&#x2019;an, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075604233","display_name":"Guolong Fu","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guolong Fu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Xidian University, Xi&#x2019;an, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109746602","display_name":"Yuzhou Xiong","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuzhou Xiong","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Xidian University, Xi&#x2019;an, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100345589","display_name":"Tian Li","orcid":"https://orcid.org/0000-0003-2993-0386"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Tian","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Xidian University, Xi&#x2019;an, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100400250","display_name":"Xinyuan Zhang","orcid":"https://orcid.org/0000-0003-2141-431X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xinyuan Zhang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Xidian University, Xi&#x2019;an, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Xidian University, Xi&#x2019;an, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5100744352"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27678884,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"72","issue":"12","first_page":"1922","last_page":"1926"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11472","display_name":"Analytical Chemistry and Sensors","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1502","display_name":"Bioengineering"},"field":{"id":"https://openalex.org/fields/15","display_name":"Chemical Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.7559000253677368},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.6802999973297119},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.6409000158309937},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.6103000044822693},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5680000185966492},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.4796999990940094},{"id":"https://openalex.org/keywords/shaping","display_name":"Shaping","score":0.43369999527931213},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.4056999981403351},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.39649999141693115},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.39329999685287476}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.7559000253677368},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.6802999973297119},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6590999960899353},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.6409000158309937},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.6103000044822693},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5680000185966492},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5374000072479248},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.4796999990940094},{"id":"https://openalex.org/C142311740","wikidata":"https://www.wikidata.org/wiki/Q1066177","display_name":"Shaping","level":2,"score":0.43369999527931213},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.4056999981403351},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.39649999141693115},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.39329999685287476},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.375900000333786},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3732999861240387},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.35679998993873596},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.3513999879360199},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.350600004196167},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.3418000042438507},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.3294000029563904},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3276999890804291},{"id":"https://openalex.org/C13944312","wikidata":"https://www.wikidata.org/wiki/Q7512748","display_name":"Signal-to-noise ratio (imaging)","level":2,"score":0.32429999113082886},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.31790000200271606},{"id":"https://openalex.org/C2780056265","wikidata":"https://www.wikidata.org/wiki/Q106239881","display_name":"High dynamic range","level":3,"score":0.3174999952316284},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.3077000081539154},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.2948000133037567},{"id":"https://openalex.org/C70451592","wikidata":"https://www.wikidata.org/wiki/Q376493","display_name":"Dither","level":3,"score":0.29319998621940613},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.29030001163482666},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.28839999437332153},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.28349998593330383},{"id":"https://openalex.org/C111101631","wikidata":"https://www.wikidata.org/wiki/Q7547440","display_name":"SINADR","level":5,"score":0.2833999991416931},{"id":"https://openalex.org/C163294075","wikidata":"https://www.wikidata.org/wiki/Q581861","display_name":"Noise reduction","level":2,"score":0.2655999958515167},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2526000142097473}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2025.3622231","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2025.3622231","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2436163274","display_name":null,"funder_award_id":"YJSJ25013","funder_id":"https://openalex.org/F4320335787","funder_display_name":"Fundamental Research Funds for the Central Universities"},{"id":"https://openalex.org/G2722262357","display_name":null,"funder_award_id":"62574155","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2981919026","display_name":null,"funder_award_id":"62361166671","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G5519128753","display_name":null,"funder_award_id":"YJSJ25013","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6883874058","display_name":null,"funder_award_id":"2023YFB4405002","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2100427892","https://openalex.org/W2119628033","https://openalex.org/W2520964342","https://openalex.org/W2789304267","https://openalex.org/W2897458229","https://openalex.org/W3083977280","https://openalex.org/W3174559553","https://openalex.org/W4205697690","https://openalex.org/W4285281566","https://openalex.org/W4285293167","https://openalex.org/W4286571883","https://openalex.org/W4299973078","https://openalex.org/W4387070952","https://openalex.org/W4389880279","https://openalex.org/W4392745736","https://openalex.org/W4410949527"],"related_works":[],"abstract_inverted_index":{"Further":[0],"precision":[1],"improvement":[2],"of":[3,85],"noise-shaping":[4,34],"(NS)":[5],"successive":[6],"approximation":[7],"register":[8],"(SAR)":[9],"analog-to-digital":[10],"converter":[11,78],"(ADC)":[12],"is":[13,122],"limited":[14],"by":[15,18],"nonlinearity":[16,51],"caused":[17],"capacitor":[19,25],"mismatch":[20,86,102],"and":[21,47,81,129,147],"voltage-dependent":[22],"top-plate":[23],"parasitic":[24],"(C<sub":[26],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[27,41,49,63,71,100,112],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">par</sub>).":[28],"This":[29],"brief":[30],"presents":[31],"a":[32,69,125,136,148],"multi-stage":[33],"(MASH)":[35],"SAR":[36,120],"architecture":[37],"to":[38,67],"incorporate":[39],"4<sup":[40,70],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">th</sup>-order":[42,72],"quantization":[43],"noise":[44],"shaping":[45,53,104],"(QNS)":[46],"2<sup":[48,62,99],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">nd</sup>-order":[50,64,101],"error":[52,103,114],"(NES)":[54],"for":[55],"the":[56,76,83,98,110],"first":[57],"time.":[58],"It":[59,139],"cascades":[60],"two":[61],"QNS":[65],"stages":[66],"create":[68],"QNS,":[73],"which":[74],"reduces":[75],"digital-to-analog":[77],"(DAC)":[79],"resolution":[80],"minimizes":[82],"sources":[84],"error.":[87],"The":[88],"NES":[89],"technique":[90],"implemented":[91],"through":[92],"MASH":[93,119],"operation":[94],"not":[95],"only":[96],"achieves":[97,140],"(MES)":[105],"but":[106],"also":[107],"effectively":[108],"shapes":[109],"C<sub":[111],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">par</sub>":[113],"simultaneously.":[115],"A":[116],"prototype":[117],"2-2":[118],"ADC":[121],"fabricated":[123],"in":[124],"65-nm":[126],"CMOS":[127],"process":[128],"consumes":[130],"68":[131],"\u03bcW":[132],"power":[133],"consumption":[134],"from":[135],"1.2-V":[137],"supply.":[138],"an":[141],"83.6":[142],"dB":[143,150],"signal-to-noise-and-distortion":[144],"ratio":[145],"(SNDR)":[146],"101.6":[149],"spurious-free":[151],"dynamic":[152],"range":[153],"(SFDR)":[154],"over":[155],"62.5":[156],"kHz":[157],"bandwidth.":[158]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-17T00:00:00"}