{"id":"https://openalex.org/W4414908369","doi":"https://doi.org/10.1109/tcsii.2025.3618960","title":"A Self-Organizing Linked Storage Architecture With Dynamic Partition Achieving High Capacity Utilization","display_name":"A Self-Organizing Linked Storage Architecture With Dynamic Partition Achieving High Capacity Utilization","publication_year":2025,"publication_date":"2025-10-07","ids":{"openalex":"https://openalex.org/W4414908369","doi":"https://doi.org/10.1109/tcsii.2025.3618960"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2025.3618960","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2025.3618960","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021185664","display_name":"Siwei Xiang","orcid":null},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Siwei Xiang","raw_affiliation_strings":["School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100778037","display_name":"Yu Gao","orcid":"https://orcid.org/0000-0002-6916-5116"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Gao","raw_affiliation_strings":["School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046312537","display_name":"Yishuo Meng","orcid":"https://orcid.org/0000-0002-3402-6386"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yishuo Meng","raw_affiliation_strings":["School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080354346","display_name":"Jianfei Wang","orcid":"https://orcid.org/0009-0004-0132-3319"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianfei Wang","raw_affiliation_strings":["School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"],"raw_orcid":"https://orcid.org/0009-0004-0132-3319","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032062525","display_name":"Ge Li","orcid":"https://orcid.org/0000-0002-2070-8925"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ge Li","raw_affiliation_strings":["School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112119294","display_name":"Zhijie Lin","orcid":"https://orcid.org/0009-0005-3334-4381"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhijie Lin","raw_affiliation_strings":["School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"],"raw_orcid":"https://orcid.org/0009-0005-3334-4381","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100719382","display_name":"Chen Yang","orcid":"https://orcid.org/0000-0002-8221-7670"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chen Yang","raw_affiliation_strings":["School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"],"raw_orcid":"https://orcid.org/0000-0002-8221-7670","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I87445476"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.29242744,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"72","issue":"12","first_page":"2007","last_page":"2011"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12288","display_name":"Optimization and Search Problems","score":0.9812999963760376,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12288","display_name":"Optimization and Search Problems","score":0.9812999963760376,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9804999828338623,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9726999998092651,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5871000289916992},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.5735999941825867},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.49709999561309814},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4648999869823456},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.4020000100135803},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.3977000117301941},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.39430001378059387}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7067000269889832},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5871000289916992},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.5735999941825867},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5329999923706055},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.49709999561309814},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4648999869823456},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.4020000100135803},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.3977000117301941},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.39430001378059387},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.35760000348091125},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.3361000120639801},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.2831000089645386},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2825999855995178},{"id":"https://openalex.org/C121838778","wikidata":"https://www.wikidata.org/wiki/Q7619924","display_name":"Storage efficiency","level":2,"score":0.2770000100135803},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2759000062942505},{"id":"https://openalex.org/C1668388","wikidata":"https://www.wikidata.org/wiki/Q1149776","display_name":"Data management","level":2,"score":0.27250000834465027},{"id":"https://openalex.org/C2984984529","wikidata":"https://www.wikidata.org/wiki/Q7619925","display_name":"Storage management","level":2,"score":0.2687999904155731},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.25999999046325684},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2551000118255615}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2025.3618960","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2025.3618960","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G963865091","display_name":null,"funder_award_id":"62176206","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2904200161","https://openalex.org/W2964525696","https://openalex.org/W3082058622","https://openalex.org/W3193946904","https://openalex.org/W3203438899","https://openalex.org/W3210597831","https://openalex.org/W4220936377","https://openalex.org/W4308083841","https://openalex.org/W4312247188","https://openalex.org/W4313141560","https://openalex.org/W4315473892","https://openalex.org/W4382119403","https://openalex.org/W4388505151","https://openalex.org/W4389459222","https://openalex.org/W4390357221","https://openalex.org/W4400811616","https://openalex.org/W4401247355","https://openalex.org/W4401408737","https://openalex.org/W4403212211"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,11,83,88,95,100],"self-organizing":[4],"linked":[5,70],"on-chip":[6],"(SLO)":[7],"storage":[8,18,37],"architecture":[9,38],"and":[10,28,52,87,119],"coarse-grained":[12],"management":[13,65],"scheme":[14,66],"to":[15,46,50,78,125],"achieve":[16],"high":[17,29],"capacity":[19],"utilization":[20],"(SCU),":[21],"low":[22],"off-chip":[23,54],"data":[24,55],"traffic,":[25],"efficient":[26,80],"access,":[27],"performance.":[30],"On":[31,60],"the":[32,35,61,64],"one":[33],"hand,":[34,63],"SLO":[36],"can":[39,114],"be":[40],"dynamically":[41],"partitioned":[42],"into":[43],"uneven":[44],"In-/Out-/Weight-Buffer":[45],"improve":[47,120],"SCU":[48,116],"up":[49,124],"93.14%":[51],"reduce":[53],"traffic":[56],"for":[57],"each":[58],"layer.":[59],"other":[62],"based":[67],"on":[68,127,136],"singly":[69],"lists":[71],"with":[72,99,108],"5.3%":[73],"hardware":[74],"overhead":[75],"is":[76,105],"proposed":[77],"enable":[79],"access":[81,90],"by":[82,117,123],"dynamic":[84],"weight-preloading":[85],"strategy":[86],"two-stage":[89],"pattern.":[91],"Leveraging":[92],"these":[93],"innovations,":[94],"reconfigurable":[96],"SLO-based":[97],"accelerator":[98,113],"dual":[101],"buffer":[102],"exchanging":[103],"structure":[104],"designed.":[106],"Compared":[107],"state-of-the-art":[109],"(SOTA)":[110],"works,":[111],"this":[112],"increase":[115],"1.29\u00d7-2.33\u00d7":[118],"DSP":[121],"efficiency":[122,135],"3.81\u00d7":[126],"FPGA":[128],"platforms":[129],"while":[130],"achieving":[131],"1.44\u00d7-5.06\u00d7":[132],"higher":[133],"area":[134],"ASIC":[137],"implementations.":[138]},"counts_by_year":[],"updated_date":"2025-11-27T01:12:40.094763","created_date":"2025-10-10T00:00:00"}