{"id":"https://openalex.org/W4414270207","doi":"https://doi.org/10.1109/tcsii.2025.3611107","title":"Design of Energy Efficient RFET-Based Polymorphic Logic Gates","display_name":"Design of Energy Efficient RFET-Based Polymorphic Logic Gates","publication_year":2025,"publication_date":"2025-09-17","ids":{"openalex":"https://openalex.org/W4414270207","doi":"https://doi.org/10.1109/tcsii.2025.3611107"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2025.3611107","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2025.3611107","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tcsii.2025.3611107","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035230230","display_name":"Fanny Spagnolo","orcid":"https://orcid.org/0000-0002-2197-4563"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fanny Spagnolo","raw_affiliation_strings":["Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Arcavacata, Italy","Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Arcavacata di Rende, Italy"],"raw_orcid":"https://orcid.org/0000-0002-2197-4563","affiliations":[{"raw_affiliation_string":"Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Arcavacata, Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Arcavacata di Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003003043","display_name":"Pasquale Corsonello","orcid":"https://orcid.org/0000-0002-9528-1110"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pasquale Corsonello","raw_affiliation_strings":["Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Arcavacata, Italy","Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Arcavacata di Rende, Italy"],"raw_orcid":"https://orcid.org/0000-0002-9528-1110","affiliations":[{"raw_affiliation_string":"Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Arcavacata, Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Arcavacata di Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074662921","display_name":"Stefania Perri","orcid":"https://orcid.org/0000-0003-1363-9201"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Stefania Perri","raw_affiliation_strings":["Department of Mechanical, Energy and Management Engineering, University of Calabria, Arcavacata, Italy","Department of Mechanical, Energy and Management Engineering, University of Calabria, Arcavacata di Rende, Italy"],"raw_orcid":"https://orcid.org/0000-0003-1363-9201","affiliations":[{"raw_affiliation_string":"Department of Mechanical, Energy and Management Engineering, University of Calabria, Arcavacata, Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Department of Mechanical, Energy and Management Engineering, University of Calabria, Arcavacata di Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I45204951"],"apc_list":null,"apc_paid":null,"fwci":0.9253,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.77374896,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":"72","issue":"11","first_page":"1755","last_page":"1759"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11392","display_name":"Energy Harvesting in Wireless Networks","score":0.9513999819755554,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11392","display_name":"Energy Harvesting in Wireless Networks","score":0.9513999819755554,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9496999979019165,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.8278999924659729},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6758999824523926},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6086999773979187},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":0.5659000277519226},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.5644000172615051},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5105999708175659},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4918000102043152},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.474700003862381},{"id":"https://openalex.org/keywords/nor-logic","display_name":"NOR logic","score":0.4415999948978424},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.43970000743865967}],"concepts":[{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.8278999924659729},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6758999824523926},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6086999773979187},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.5659000277519226},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.5644000172615051},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5406000018119812},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5105999708175659},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4918000102043152},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.474700003862381},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44190001487731934},{"id":"https://openalex.org/C165862026","wikidata":"https://www.wikidata.org/wiki/Q670372","display_name":"NOR logic","level":5,"score":0.4415999948978424},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.43970000743865967},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4146000146865845},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4108000099658966},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.396699994802475},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.3797000050544739},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.37459999322891235},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.35760000348091125},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.3409999907016754},{"id":"https://openalex.org/C58140894","wikidata":"https://www.wikidata.org/wiki/Q560398","display_name":"OR gate","level":4,"score":0.33869999647140503},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.30790001153945923},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.3003000020980835},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.2921999990940094},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2874999940395355},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2766999900341034},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.2689000070095062},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.2662000060081482},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2612999975681305},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2599000036716461},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.2554999887943268},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.25440001487731934},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.25380000472068787},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2533999979496002},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.2526000142097473}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2025.3611107","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2025.3611107","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tcsii.2025.3611107","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2025.3611107","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3841169951","display_name":null,"funder_award_id":"SERICS (PE00000014)","funder_id":"https://openalex.org/F4320331528","funder_display_name":"Ministero dell'Universit\u00e0 e della Ricerca"},{"id":"https://openalex.org/G5651315","display_name":null,"funder_award_id":"ICSC (CN00000013-CN1)","funder_id":"https://openalex.org/F4320331528","funder_display_name":"Ministero dell'Universit\u00e0 e della Ricerca"}],"funders":[{"id":"https://openalex.org/F4320331528","display_name":"Ministero dell'Universit\u00e0 e della Ricerca","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1692694227","https://openalex.org/W2055215434","https://openalex.org/W2130330964","https://openalex.org/W2426572037","https://openalex.org/W2574807302","https://openalex.org/W2759463585","https://openalex.org/W2906629987","https://openalex.org/W3015998244","https://openalex.org/W3117163538","https://openalex.org/W3120112534","https://openalex.org/W4205383175","https://openalex.org/W4280515648","https://openalex.org/W4285205602","https://openalex.org/W4309790177","https://openalex.org/W4312696780","https://openalex.org/W4317585557","https://openalex.org/W4360606472","https://openalex.org/W4385624873","https://openalex.org/W4390591016","https://openalex.org/W4392214558","https://openalex.org/W4401017964","https://openalex.org/W4401568830","https://openalex.org/W4408281057"],"related_works":[],"abstract_inverted_index":{"Polymorphic":[0],"gates":[1,16],"are":[2],"logic":[3,88,141],"hardware":[4],"components":[5],"designed":[6],"to":[7,30,82,147,157,163],"have":[8],"reconfigurable":[9],"functionalities":[10],"and":[11,90,118,152,159],"perform":[12],"context-dependent":[13],"operations.":[14],"These":[15],"were":[17],"often":[18],"implemented":[19],"using":[20,102,135],"emerging":[21],"technologies":[22],"with":[23],"intrinsic":[24],"properties":[25],"that":[26,78,127],"can":[27,79],"be":[28,80],"exploited":[29],"alter":[31],"the":[32,42,45,59,107,124,138,143],"logical":[33],"operation,":[34],"such":[35,62],"as":[36,111,126],"Reconfigurable":[37],"Field-Effect":[38],"Transistors":[39],"(RFETs).":[40],"However,":[41],"majority":[43],"of":[44,61,86,116,140,155],"proposed":[46,108,144],"topologies":[47],"still":[48],"remain":[49],"rooted":[50],"in":[51,150],"conventional":[52,164],"design":[53],"paradigms,":[54],"thus":[55],"only":[56],"partially":[57],"exploiting":[58],"benefits":[60],"advanced":[63],"devices.":[64],"In":[65],"this":[66],"Brief,":[67],"we":[68],"present":[69],"a":[70,103,114,130,148],"universal":[71],"polymorphic":[72],"topology":[73],"purposely":[74],"conceived":[75],"for":[76],"RFETs":[77],"configured":[81,110],"implement":[83],"any":[84],"combination":[85],"2-input":[87],"functions":[89],"their":[91],"inversions,":[92],"by":[93,129],"simply":[94],"acting":[95],"on":[96],"external":[97],"configuration":[98],"signals.":[99],"When":[100],"realized":[101,134],"14nm":[104],"process":[105],"technology,":[106],"gate,":[109],"NAND-XNOR-XOR-AND,":[112],"shows":[113],"delay":[115,151],"19ps":[117],"dissipates":[119],"~1.8fJ,":[120],"which":[121],"is":[122],"nearly":[123],"same":[125],"required":[128],"simple":[131],"XNOR":[132],"gate":[133],"RFETs.":[136],"At":[137],"parity":[139],"functionality,":[142],"scheme":[145],"leads":[146],"reduction":[149],"energy":[153],"dissipation":[154],"up":[156],"64%":[158],"57.9%,":[160],"respectively,":[161],"compared":[162],"approaches.":[165]},"counts_by_year":[{"year":2026,"cited_by_count":2}],"updated_date":"2025-11-07T23:20:04.922697","created_date":"2025-10-10T00:00:00"}