{"id":"https://openalex.org/W4411599589","doi":"https://doi.org/10.1109/tcsii.2025.3582752","title":"A 7-Bit 1.41-GS/s 2-Bit/Cycle Precharge-Advancing SAR ADC With Fast Discharge Comparator","display_name":"A 7-Bit 1.41-GS/s 2-Bit/Cycle Precharge-Advancing SAR ADC With Fast Discharge Comparator","publication_year":2025,"publication_date":"2025-06-24","ids":{"openalex":"https://openalex.org/W4411599589","doi":"https://doi.org/10.1109/tcsii.2025.3582752"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2025.3582752","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2025.3582752","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080045424","display_name":"Fujiang Lin","orcid":"https://orcid.org/0000-0003-3095-5679"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zixiang Liu","raw_affiliation_strings":["School of Microelectronics, University of Science and Technology of China, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0003-3095-5679","affiliations":[{"raw_affiliation_string":"School of Microelectronics, University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101193518","display_name":"Tao Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tao Lu","raw_affiliation_strings":["School of Microelectronics, University of Science and Technology of China, Hefei, China"],"raw_orcid":"https://orcid.org/0009-0007-9105-8687","affiliations":[{"raw_affiliation_string":"School of Microelectronics, University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073702117","display_name":"Sai\u2010Weng Sin","orcid":"https://orcid.org/0000-0001-9346-8291"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO"],"is_corresponding":false,"raw_author_name":"Sai-Weng Sin","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, and the Faculty of Science and Technology, Electronics and Communication Engineering, University of Macau, Macau, China","Institute of Microelectronics and Faculty of Science and Technology–ECE, State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China"],"raw_orcid":"https://orcid.org/0000-0001-9346-8291","affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, and the Faculty of Science and Technology, Electronics and Communication Engineering, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"Institute of Microelectronics and Faculty of Science and Technology–ECE, State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027017637","display_name":"Robert Bogdan Staszewski","orcid":"https://orcid.org/0000-0001-9848-1129"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Robert Bogdan Staszewski","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland"],"raw_orcid":"https://orcid.org/0000-0001-9848-1129","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010364024","display_name":"Liheng Lou","orcid":"https://orcid.org/0000-0002-3431-8709"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liheng Lou","raw_affiliation_strings":["School of Microelectronics, University of Science and Technology of China, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008837666","display_name":"Yizhe Hu","orcid":"https://orcid.org/0000-0003-3685-7666"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yizhe Hu","raw_affiliation_strings":["School of Microelectronics, University of Science and Technology of China, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0003-3685-7666","affiliations":[{"raw_affiliation_string":"School of Microelectronics, University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1158731,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"72","issue":"11","first_page":"1550","last_page":"1554"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.9559988975524902},{"id":"https://openalex.org/keywords/reset","display_name":"Reset (finance)","score":0.8430104851722717},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.5817029476165771},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.45072153210639954},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4035411477088928},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3848024308681488},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3311351537704468},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.27223557233810425},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15247350931167603},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08539977669715881}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.9559988975524902},{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.8430104851722717},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.5817029476165771},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.45072153210639954},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4035411477088928},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3848024308681488},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3311351537704468},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.27223557233810425},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15247350931167603},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08539977669715881},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2025.3582752","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2025.3582752","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.550000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G7457567268","display_name":null,"funder_award_id":"62374156","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1973376020","https://openalex.org/W1986817445","https://openalex.org/W2089267425","https://openalex.org/W2592800647","https://openalex.org/W2741129378","https://openalex.org/W2785229656","https://openalex.org/W2801373858","https://openalex.org/W2979367443","https://openalex.org/W3047472356","https://openalex.org/W3112638864","https://openalex.org/W4226118297","https://openalex.org/W4360605453","https://openalex.org/W4360605767","https://openalex.org/W4376134094","https://openalex.org/W4390754796","https://openalex.org/W4403675749","https://openalex.org/W4410492697"],"related_works":["https://openalex.org/W2278942241","https://openalex.org/W2368405386","https://openalex.org/W1977749038","https://openalex.org/W1641489184","https://openalex.org/W3004044036","https://openalex.org/W2792167570","https://openalex.org/W2290076986","https://openalex.org/W4206173322","https://openalex.org/W4312326809","https://openalex.org/W2039630794"],"abstract_inverted_index":{"A":[0,32],"compact":[1],"high-speed":[2],"2-bit/cycle":[3],"SAR":[4,112],"ADC":[5,63],"with":[6,35,93],"precharge-advancing":[7],"operation":[8],"is":[9,49],"proposed.":[10],"By":[11],"leveraging":[12],"an":[13,76],"advanced":[14],"clocking":[15],"scheme,":[16],"the":[17,24,60,104],"reference":[18],"DACs":[19],"are":[20],"fully":[21],"precharged":[22],"within":[23],"sampling":[25,69],"phase,":[26],"thereby":[27],"eliminating":[28],"additional":[29],"timing":[30],"overhead.":[31],"three-stage":[33],"comparator":[34],"a":[36,46,66,72,85,94],"fast-discharge":[37],"technique":[38],"further":[39],"improves":[40],"conversion":[41,106],"speed.":[42],"To":[43],"enhance":[44],"robustness,":[45],"redundancy":[47],"scheme":[48],"introduced":[50],"to":[51],"correct":[52],"errors":[53],"during":[54],"operation.":[55],"Fabricated":[56],"in":[57],"22-nm":[58],"CMOS,":[59],"7-bit":[61],"prototype":[62],"operates":[64],"at":[65,81],"1.41":[67],"GS/s":[68],"rate":[70],"under":[71],"1V":[73],"supply,":[74],"achieving":[75],"SNDR":[77],"of":[78,89,98],"39.6":[79],"dB":[80],"Nyquist":[82],"frequency":[83],"and":[84],"Walden":[86],"figure-of-merit":[87],"(FoMW)":[88],"23.5":[90],"fJ/conversion":[91],"step,":[92],"total":[95],"power":[96],"consumption":[97],"2.59mW.":[99],"The":[100],"proposed":[101],"architecture":[102],"achieves":[103],"highest":[105],"speed":[107],"among":[108],"state-of-the-art":[109],"single-channel":[110],"6\u2013X;8-bit":[111],"ADCs.":[113]},"counts_by_year":[],"updated_date":"2025-11-07T23:20:04.922697","created_date":"2025-06-25T00:00:00"}