{"id":"https://openalex.org/W4407403517","doi":"https://doi.org/10.1109/tcsii.2025.3541236","title":"An 8-to-12-Bit Resolution-Reconfigurable SAR ADC With Fast-Window-Switching Technique","display_name":"An 8-to-12-Bit Resolution-Reconfigurable SAR ADC With Fast-Window-Switching Technique","publication_year":2025,"publication_date":"2025-02-12","ids":{"openalex":"https://openalex.org/W4407403517","doi":"https://doi.org/10.1109/tcsii.2025.3541236"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2025.3541236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2025.3541236","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001685886","display_name":"Yuhua Liang","orcid":"https://orcid.org/0000-0003-1240-2878"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuhua Liang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China","School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0003-1240-2878","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014016318","display_name":"Shida Song","orcid":"https://orcid.org/0009-0002-9295-2297"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shida Song","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China","School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0009-0002-9295-2297","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China","School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0002-7764-1928","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":6.6127,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.97562209,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":"72","issue":"4","first_page":"544","last_page":"548"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/window","display_name":"Window (computing)","score":0.732986569404602},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.6176477670669556},{"id":"https://openalex.org/keywords/resolution","display_name":"Resolution (logic)","score":0.5833503007888794},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5821117758750916},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.4869019091129303},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.4294644296169281},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34854164719581604},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.22479712963104248},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.208482027053833},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10335013270378113},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10330340266227722},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09231910109519958},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08231306076049805},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.08168172836303711},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.0653822124004364}],"concepts":[{"id":"https://openalex.org/C2778751112","wikidata":"https://www.wikidata.org/wiki/Q835016","display_name":"Window (computing)","level":2,"score":0.732986569404602},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.6176477670669556},{"id":"https://openalex.org/C138268822","wikidata":"https://www.wikidata.org/wiki/Q1051925","display_name":"Resolution (logic)","level":2,"score":0.5833503007888794},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5821117758750916},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.4869019091129303},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.4294644296169281},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34854164719581604},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.22479712963104248},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.208482027053833},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10335013270378113},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10330340266227722},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09231910109519958},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08231306076049805},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.08168172836303711},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.0653822124004364},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2025.3541236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2025.3541236","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2257276070","display_name":null,"funder_award_id":"U24A20288","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4782999852","display_name":null,"funder_award_id":"U2341219","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7234679820","display_name":null,"funder_award_id":"92164301","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G922067255","display_name":null,"funder_award_id":"2022YFB4400802","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2050787461","https://openalex.org/W2053451635","https://openalex.org/W2101004723","https://openalex.org/W2514013094","https://openalex.org/W2735106728","https://openalex.org/W2767149846","https://openalex.org/W2810353230","https://openalex.org/W2953825043","https://openalex.org/W2981328823","https://openalex.org/W3135696725","https://openalex.org/W4210583889"],"related_works":["https://openalex.org/W2488845768","https://openalex.org/W2805237214","https://openalex.org/W3128305238","https://openalex.org/W2765701569","https://openalex.org/W2593068112","https://openalex.org/W2915814539","https://openalex.org/W4387941295","https://openalex.org/W4391381487","https://openalex.org/W2897882318","https://openalex.org/W2805845672"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"a":[3,87,102],"resolution-reconfigurable":[4],"successive-approximation-register":[5],"(SAR)":[6],"analog-to-digital":[7],"converter":[8,14],"(ADC).":[9],"The":[10,53,82],"reconfigurable":[11],"capacitor":[12,31],"digital-to-analog":[13],"(CDAC)":[15],"is":[16,51,84],"designed":[17],"to":[18,25],"support":[19],"8/10/12-bit":[20],"resolution":[21],"modes.":[22],"In":[23],"order":[24],"mitigate":[26],"the":[27,35,39,47,58,61,65,69,73,77,99,107,117,121,127,130],"nonlinearity":[28],"introduced":[29],"by":[30],"mismatch":[32],"and":[33,76,91,110,114,135,138],"suppress":[34],"transition":[36],"glitch":[37],"during":[38],"most":[40],"significant":[41],"bit":[42],"trial":[43],"in":[44,86,116,126],"10/12-bit":[45,128],"modes,":[46],"Fast-Window-Switching":[48],"(FWS)":[49],"technique":[50,55],"proposed.":[52],"FWS":[54,122],"can":[56],"improve":[57],"linearity":[59],"of":[60,68,79,96,101,105],"ADC":[62,131],"without":[63],"increasing":[64],"total":[66],"capacitance":[67],"CDAC,":[70],"thus":[71],"reducing":[72],"chip":[74],"area":[75,95],"burden":[78],"input":[80],"buffers.":[81],"prototype":[83],"fabricated":[85],"180-nm":[88],"CMOS":[89],"process":[90],"occupies":[92],"an":[93],"active":[94],"0.23mm2.":[97],"On":[98],"condition":[100],"sampling":[103],"rate":[104],"10-MS/s,":[106],"achieved":[108],"SNDR":[109,134],"SFDR":[111],"are":[112],"48.3dB":[113],"60.8dB":[115],"8-bit":[118],"mode.":[119],"With":[120],"performing":[123],"its":[124],"role":[125],"mode,":[129],"achieves":[132],"59.2dB/65.5dB":[133],"73.4dB/79.6dB":[136],"SFDR,":[137],"consumes$350\\mu":[139],"$W/$580\\mu":[140],"$W":[141],"at":[142],"1.8V":[143],"supply.":[144]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":17}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}