{"id":"https://openalex.org/W4405598842","doi":"https://doi.org/10.1109/tcsii.2024.3520144","title":"A Wideband Compact Digitally-Assisted Variable Gain Phase Shifter for Ka-Band Applications","display_name":"A Wideband Compact Digitally-Assisted Variable Gain Phase Shifter for Ka-Band Applications","publication_year":2024,"publication_date":"2024-12-19","ids":{"openalex":"https://openalex.org/W4405598842","doi":"https://doi.org/10.1109/tcsii.2024.3520144"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2024.3520144","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2024.3520144","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100375931","display_name":"Tao Zhang","orcid":"https://orcid.org/0000-0003-4508-3981"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tao Zhang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0003-4508-3981","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062793472","display_name":"Haohui Chen","orcid":"https://orcid.org/0000-0001-8976-3634"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haohui Chen","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086672489","display_name":"Wenwei Lu","orcid":"https://orcid.org/0000-0002-8636-9815"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weihong Lu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103267694","display_name":"Qijun Lu","orcid":"https://orcid.org/0000-0002-0134-0846"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qijun Lu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0002-0134-0846","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029610013","display_name":"Xiangkun Yin","orcid":"https://orcid.org/0000-0003-2318-1257"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiangkun Yin","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004646343","display_name":"Xin An","orcid":"https://orcid.org/0000-0002-8565-9669"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xin An","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100378241","display_name":"Bei Liu","orcid":"https://orcid.org/0000-0003-0166-3271"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bei Liu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0002-7764-1928","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.7656,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.68611866,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"72","issue":"2","first_page":"404","last_page":"408"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.8068550229072571},{"id":"https://openalex.org/keywords/phase-shift-module","display_name":"Phase shift module","score":0.7496318817138672},{"id":"https://openalex.org/keywords/ka-band","display_name":"Ka band","score":0.6994034051895142},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.48208194971084595},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.4435338079929352},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4289831221103668},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3711731433868408},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3698759377002716},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.33233094215393066},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.331714391708374},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31026792526245117},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17735207080841064},{"id":"https://openalex.org/keywords/insertion-loss","display_name":"Insertion loss","score":0.1450066864490509}],"concepts":[{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.8068550229072571},{"id":"https://openalex.org/C103864889","wikidata":"https://www.wikidata.org/wiki/Q4480524","display_name":"Phase shift module","level":3,"score":0.7496318817138672},{"id":"https://openalex.org/C2777720951","wikidata":"https://www.wikidata.org/wiki/Q967772","display_name":"Ka band","level":2,"score":0.6994034051895142},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.48208194971084595},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.4435338079929352},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4289831221103668},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3711731433868408},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3698759377002716},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.33233094215393066},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.331714391708374},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31026792526245117},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17735207080841064},{"id":"https://openalex.org/C90327742","wikidata":"https://www.wikidata.org/wiki/Q947396","display_name":"Insertion loss","level":2,"score":0.1450066864490509},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2024.3520144","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2024.3520144","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2320218852","display_name":null,"funder_award_id":"62021004","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2881326914","display_name":null,"funder_award_id":"62374125","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G3128108784","display_name":null,"funder_award_id":"JB191113","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4963265929","display_name":null,"funder_award_id":"62131013","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7289502488","display_name":null,"funder_award_id":"62090040","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1598164440","https://openalex.org/W2090889213","https://openalex.org/W2125019598","https://openalex.org/W2539324631","https://openalex.org/W2766061061","https://openalex.org/W2891971899","https://openalex.org/W2893976678","https://openalex.org/W2976437775","https://openalex.org/W3048472210","https://openalex.org/W3088717842","https://openalex.org/W3113489463","https://openalex.org/W3130957618","https://openalex.org/W3138163485","https://openalex.org/W3154507896","https://openalex.org/W4205219857","https://openalex.org/W4205705807","https://openalex.org/W4214927575","https://openalex.org/W4285148860","https://openalex.org/W4312287534","https://openalex.org/W4385864245","https://openalex.org/W4387447833","https://openalex.org/W4396523536"],"related_works":["https://openalex.org/W2325065740","https://openalex.org/W2368851831","https://openalex.org/W2978186478","https://openalex.org/W4232953560","https://openalex.org/W2100867535","https://openalex.org/W2100422776","https://openalex.org/W1994970308","https://openalex.org/W2463984512","https://openalex.org/W2039274977","https://openalex.org/W4385209755"],"abstract_inverted_index":{"A":[0,19],"wideband,":[1],"compact,":[2],"digitally-assisted":[3,20,49],"variable":[4,21],"gain":[5,22,57,62,96,114,133],"phase":[6,55,64,103,135],"shifter":[7],"(VGPS)":[8],"in":[9,66,152],"a":[10,27,47,67,122,153],"65-nm":[11,154],"CMOS":[12,155],"process":[13,156],"is":[14,37,72,137,150],"presented":[15],"for":[16,94,101],"Ka-band":[17],"applications.":[18],"amplifier":[23],"(VGA)":[24],"architecture":[25],"with":[26,59,121,157],"wide":[28],"gain-control":[29],"dynamic":[30],"range":[31],"and":[32,42,56,63,98,134,141],"minimal":[33],"input/output":[34],"impedance":[35],"variations":[36],"proposed":[38,89],"by":[39],"combining":[40],"bias":[41],"digital":[43],"control.":[44,104],"Using":[45],"only":[46],"one-stage":[48],"VGA,":[50],"the":[51,79,83,88,108,158,171],"VGPS":[52,90,109],"achieves":[53],"orthogonal":[54],"control":[58],"low":[60],"RMS":[61,132],"errors":[65,136],"compact":[68],"size.":[69],"Theoretical":[70],"analysis":[71],"explored":[73],"to":[74,127,146],"provide":[75],"physical":[76],"insight":[77],"into":[78],"working":[80],"mechanism":[81],"of":[82,115,161],"VGPS.":[84],"In":[85],"this":[86],"design,":[87],"leverages":[91],"3":[92],"bits":[93,100],"18-dB":[95],"tuning":[97],"4":[99],"360\u00b0":[102],"Measurements":[105],"show":[106],"that":[107],"exhibits":[110],"an":[111],"average":[112],"peak":[113],"0.6":[116],"dB":[117,140],"at":[118],"28.4":[119],"GHz":[120],"3-dB":[123],"bandwidth":[124],"from":[125,144],"25.4":[126,145],"35.6":[128],"GHz.":[129,148],"The":[130],"measured":[131],"below":[138],"0.37":[139],"3\u00b0,":[142],"respectively,":[143],"34":[147],"It":[149],"implemented":[151],"core":[159],"area":[160],"<inline-formula":[162],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[163],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[164],"<tex-math":[165],"notation=\"LaTeX\">$0.19~{\\mathrm":[166],"{":[167],"mm}}^{2}$":[168],"</tex-math></inline-formula>":[169],"excluding":[170],"pads.":[172]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}