{"id":"https://openalex.org/W4401413689","doi":"https://doi.org/10.1109/tcsii.2024.3440965","title":"BiNPU: A 33.0 MOP/s/LUT Binary Neural Network Inference Processor Showing 88.26% CIFAR10 Accuracy With 1.9 Mbit On-Chip Parameters in a 28-nm FPGA","display_name":"BiNPU: A 33.0 MOP/s/LUT Binary Neural Network Inference Processor Showing 88.26% CIFAR10 Accuracy With 1.9 Mbit On-Chip Parameters in a 28-nm FPGA","publication_year":2024,"publication_date":"2024-08-08","ids":{"openalex":"https://openalex.org/W4401413689","doi":"https://doi.org/10.1109/tcsii.2024.3440965"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2024.3440965","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2024.3440965","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088055369","display_name":"Gil-Ho Kwak","orcid":null},"institutions":[{"id":"https://openalex.org/I24456540","display_name":"Korea Aerospace University","ror":"https://ror.org/05jmm0651","country_code":"KR","type":"education","lineage":["https://openalex.org/I24456540"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Gil-Ho Kwak","raw_affiliation_strings":["School of Electronics and Information Engineering, Korea Aerospace University, Goyang, Gyeonggi, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics and Information Engineering, Korea Aerospace University, Goyang, Gyeonggi, Republic of Korea","institution_ids":["https://openalex.org/I24456540"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100359397","display_name":"Tae\u2010Hwan Kim","orcid":"https://orcid.org/0000-0001-8336-3170"},"institutions":[{"id":"https://openalex.org/I24456540","display_name":"Korea Aerospace University","ror":"https://ror.org/05jmm0651","country_code":"KR","type":"education","lineage":["https://openalex.org/I24456540"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Tae-Hwan Kim","raw_affiliation_strings":["School of Electronics and Information Engineering, Korea Aerospace University, Goyang, Gyeonggi, Republic of Korea"],"raw_orcid":"https://orcid.org/0000-0001-8336-3170","affiliations":[{"raw_affiliation_string":"School of Electronics and Information Engineering, Korea Aerospace University, Goyang, Gyeonggi, Republic of Korea","institution_ids":["https://openalex.org/I24456540"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.655,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.69036745,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"71","issue":"11","first_page":"4673","last_page":"4677"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12702","display_name":"Brain Tumor Detection and Classification","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2808","display_name":"Neurology"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12676","display_name":"Machine Learning and ELM","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7965875864028931},{"id":"https://openalex.org/keywords/megabit","display_name":"Megabit","score":0.7511135339736938},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.737040638923645},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5905174612998962},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5493440628051758},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5275763273239136},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.492931604385376},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4126672148704529},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3756210505962372},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3570495843887329},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.28881505131721497},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.2470240294933319},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22580614686012268},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12298420071601868},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.048685163259506226}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7965875864028931},{"id":"https://openalex.org/C185177783","wikidata":"https://www.wikidata.org/wiki/Q3332814","display_name":"Megabit","level":2,"score":0.7511135339736938},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.737040638923645},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5905174612998962},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5493440628051758},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5275763273239136},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.492931604385376},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4126672148704529},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3756210505962372},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3570495843887329},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.28881505131721497},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2470240294933319},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22580614686012268},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12298420071601868},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.048685163259506226}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2024.3440965","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2024.3440965","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W2300242332","https://openalex.org/W2565125333","https://openalex.org/W2626712922","https://openalex.org/W2845210056","https://openalex.org/W2887936511","https://openalex.org/W2904282303","https://openalex.org/W2930624726","https://openalex.org/W2963125010","https://openalex.org/W2963221280","https://openalex.org/W3004075314","https://openalex.org/W3040212821","https://openalex.org/W3044387456","https://openalex.org/W3047345547","https://openalex.org/W3105885708","https://openalex.org/W3110533210","https://openalex.org/W3115649998","https://openalex.org/W3118608800","https://openalex.org/W3123046245","https://openalex.org/W4285146087","https://openalex.org/W4297775537","https://openalex.org/W4312352609","https://openalex.org/W6693397755","https://openalex.org/W6737664043","https://openalex.org/W6787972765"],"related_works":["https://openalex.org/W2064744906","https://openalex.org/W2094638712","https://openalex.org/W2042005224","https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2131696304","https://openalex.org/W2374017528","https://openalex.org/W4239932082","https://openalex.org/W4285503609","https://openalex.org/W2126248441"],"abstract_inverted_index":{"An":[0],"efficient":[1],"processor":[2,73],"to":[3],"perform":[4],"inference":[5],"of":[6,31,111,117],"binary":[7],"neural":[8],"networks":[9],"(BNNs)":[10],"is":[11,18,106],"presented.":[12],"The":[13,98],"proposed":[14],"processor,":[15],"named":[16],"BiNPU,":[17],"designed":[19],"based":[20],"on":[21],"a":[22,44,53],"unified":[23],"architecture":[24],"that":[25,74],"can":[26],"efficiently":[27],"process":[28],"BNN":[29],"modules":[30],"various":[32],"types,":[33],"including":[34],"those":[35,110],"with":[36,89],"group":[37],"convolution":[38],"and":[39],"global":[40],"average":[41],"pooling,":[42],"in":[43,52,95,120],"consistent":[45],"output-parallel":[46],"mechanism":[47],"without":[48],"resource":[49,60],"overhead.":[50],"Implemented":[51],"28":[54],"nm":[55],"FPGA,":[56],"BiNPU":[57,80],"shows":[58],"the":[59,70,82,103,112,118],"efficiency":[61],"as":[62,64],"high":[63],"33.0":[65],"MOP/s/LUT,":[66],"35.3%":[67],"higher":[68],"than":[69,109],"previous":[71,113],"state-of-the-art":[72],"supports":[75],"even":[76],"fewer":[77],"module":[78],"types.":[79],"performs":[81],"CIFAR10":[83],"classification":[84],"task":[85],"achieving":[86],"88.26%":[87],"accuracy":[88],"1.9":[90],"Mbit":[91],"parameters":[92,119],"entirely":[93],"stored":[94,115],"on-chip":[96,104],"memories.":[97,122],"BRAM":[99],"usage":[100],"for":[101],"implementing":[102],"memories":[105],"rather":[107],"smaller":[108],"processors":[114],"some":[116],"off-chip":[121]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-12T08:23:45.883708","created_date":"2025-10-10T00:00:00"}