{"id":"https://openalex.org/W4401386650","doi":"https://doi.org/10.1109/tcsii.2024.3439687","title":"Memristor-Emulating-Integrate-and-Fire Neuron-Based Fully Neuromorphic Framework for Pattern Recognition","display_name":"Memristor-Emulating-Integrate-and-Fire Neuron-Based Fully Neuromorphic Framework for Pattern Recognition","publication_year":2024,"publication_date":"2024-08-07","ids":{"openalex":"https://openalex.org/W4401386650","doi":"https://doi.org/10.1109/tcsii.2024.3439687"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2024.3439687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2024.3439687","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101617888","display_name":"Prashant Kumar","orcid":"https://orcid.org/0000-0002-4404-9696"},"institutions":[{"id":"https://openalex.org/I189109744","display_name":"Indian Institute of Technology Dhanbad","ror":"https://ror.org/013v3cc28","country_code":"IN","type":"education","lineage":["https://openalex.org/I189109744"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prashant Kumar","raw_affiliation_strings":["Department of Electronics Engineering, Indian Institute of Technology (Indian School of Mines) Dhanbad, Dhanbad, India"],"raw_orcid":"https://orcid.org/0000-0002-4404-9696","affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Indian Institute of Technology (Indian School of Mines) Dhanbad, Dhanbad, India","institution_ids":["https://openalex.org/I189109744"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036772010","display_name":"Rajeev Kumar Ranjan","orcid":"https://orcid.org/0000-0001-7175-2611"},"institutions":[{"id":"https://openalex.org/I189109744","display_name":"Indian Institute of Technology Dhanbad","ror":"https://ror.org/013v3cc28","country_code":"IN","type":"education","lineage":["https://openalex.org/I189109744"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajeev Kumar Ranjan","raw_affiliation_strings":["Department of Electronics Engineering, Indian Institute of Technology (Indian School of Mines) Dhanbad, Dhanbad, India"],"raw_orcid":"https://orcid.org/0000-0001-7175-2611","affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Indian Institute of Technology (Indian School of Mines) Dhanbad, Dhanbad, India","institution_ids":["https://openalex.org/I189109744"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015683783","display_name":"Sung-Mo Kang","orcid":"https://orcid.org/0000-0001-8424-3410"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung-Mo Kang","raw_affiliation_strings":["Jack Baskin School of Engineering, University of California at Santa Cruz, Santa Cruz, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-8424-3410","affiliations":[{"raw_affiliation_string":"Jack Baskin School of Engineering, University of California at Santa Cruz, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3712,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59229311,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":"71","issue":"12","first_page":"5024","last_page":"5028"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.9578678607940674},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.6927014589309692},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.6247814893722534},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6137792468070984},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5114015936851501},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4994089603424072},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4873088598251343},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.44150370359420776},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.41097211837768555},{"id":"https://openalex.org/keywords/pattern-recognition","display_name":"Pattern recognition (psychology)","score":0.3629659116268158},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32430940866470337},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3229581117630005},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2248454988002777},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1898539960384369},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15546348690986633}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.9578678607940674},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.6927014589309692},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.6247814893722534},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6137792468070984},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5114015936851501},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4994089603424072},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4873088598251343},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.44150370359420776},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.41097211837768555},{"id":"https://openalex.org/C153180895","wikidata":"https://www.wikidata.org/wiki/Q7148389","display_name":"Pattern recognition (psychology)","level":2,"score":0.3629659116268158},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32430940866470337},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3229581117630005},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2248454988002777},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1898539960384369},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15546348690986633},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2024.3439687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2024.3439687","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1645800954","https://openalex.org/W2045009304","https://openalex.org/W2112181056","https://openalex.org/W2121160181","https://openalex.org/W2162651880","https://openalex.org/W2320696484","https://openalex.org/W2761564987","https://openalex.org/W2769049661","https://openalex.org/W2795874008","https://openalex.org/W2810068957","https://openalex.org/W2883480328","https://openalex.org/W2982340615","https://openalex.org/W3043058650","https://openalex.org/W3213168237","https://openalex.org/W4280607449","https://openalex.org/W4285413655","https://openalex.org/W4367663259","https://openalex.org/W4390691144"],"related_works":["https://openalex.org/W1872623660","https://openalex.org/W3207218810","https://openalex.org/W4292697011","https://openalex.org/W3212508523","https://openalex.org/W1995352804","https://openalex.org/W2909534142","https://openalex.org/W2086672837","https://openalex.org/W1940420793","https://openalex.org/W4367187682","https://openalex.org/W3215957123"],"abstract_inverted_index":{"The":[0,81],"need":[1],"for":[2,23,49,61,124],"low-power,":[3],"area-efficient,":[4],"and":[5,44],"low-complexity":[6],"hardware":[7,79],"architectures":[8,22],"has":[9,76,104],"become":[10],"an":[11,53,109],"essential":[12],"axis":[13],"of":[14,42,113],"emerging":[15],"neuromorphic":[16,59,99],"frameworks.":[17],"Moreover,":[18],"in":[19,40],"the":[20,25,28,50,71,105,125],"prevailing":[21],"implementing":[24],"neural":[26],"algorithms,":[27],"synaptic":[29],"weights":[30],"are":[31,84],"digitally":[32],"stored,":[33],"which":[34],"is":[35,68],"a":[36,87],"major":[37],"Von-Neumann":[38],"bottleneck":[39],"terms":[41],"energy":[43,111],"area.":[45],"We":[46],"thus":[47],"introduce,":[48],"first":[51],"time,":[52],"area-efficient":[54],"Memristor-Emulating-Integrate-and-Fire":[55],"(MEIF)":[56],"neuron-based":[57],"fully":[58],"architecture":[60],"pattern":[62,65],"recognition.":[63],"This":[64],"recognition":[66,106],"scheme":[67],"based":[69,85],"on":[70,86],"MEIF":[72],"neuron":[73,123],"circuit":[74],"that":[75,97],"significantly":[77],"less":[78],"complexity.":[80],"simulation":[82],"results":[83,95],"1.8":[88],"V,":[89],"180-nm":[90],"CMOS":[91],"technology.":[92],"Simulation-based":[93],"experimental":[94],"show":[96],"our":[98],"system,":[100],"comprising":[101],"48":[102],"neurons,":[103],"capability":[107],"with":[108],"average":[110],"consumption":[112],"<inline-formula":[114],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[115],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[116],"<tex-math":[117],"notation=\"LaTeX\">$\\approx":[118],"5.255$":[119],"</tex-math></inline-formula>":[120],"pJ":[121],"per":[122],"4X3":[126],"pixel":[127],"patterns.":[128]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}