{"id":"https://openalex.org/W4395056599","doi":"https://doi.org/10.1109/tcsii.2024.3392771","title":"3.2-GHz Digital Phase-Locked Loop With Autocorrelation-Based Direct Jitter Correction","display_name":"3.2-GHz Digital Phase-Locked Loop With Autocorrelation-Based Direct Jitter Correction","publication_year":2024,"publication_date":"2024-04-23","ids":{"openalex":"https://openalex.org/W4395056599","doi":"https://doi.org/10.1109/tcsii.2024.3392771"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2024.3392771","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2024.3392771","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070264853","display_name":"Gijin Park","orcid":"https://orcid.org/0000-0001-7837-2865"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gijin Park","raw_affiliation_strings":["Electrical Engineering Department, Analog and Mixed Signal Center, Texas A&M University at College Station, College Station, TX, USA"],"raw_orcid":"https://orcid.org/0000-0001-7837-2865","affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Analog and Mixed Signal Center, Texas A&M University at College Station, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012563631","display_name":"Sunoh Yeom","orcid":null},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sunoh Yeom","raw_affiliation_strings":["Department of Electronic Engineering, Hanyang University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Hanyang University, Seoul, South Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079858437","display_name":"In-Woo Jang","orcid":"https://orcid.org/0009-0009-2663-6561"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"In-Woo Jang","raw_affiliation_strings":["School of Electrical Engineering, Hanyang University, Ansan, South Korea"],"raw_orcid":"https://orcid.org/0009-0009-2663-6561","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Hanyang University, Ansan, South Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100626020","display_name":"Dong-Jun Lee","orcid":"https://orcid.org/0000-0001-6023-4368"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dongjun Lee","raw_affiliation_strings":["Department of Electronic Engineering, Hanyang University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-6023-4368","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Hanyang University, Seoul, South Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056788062","display_name":"Jaeduk Han","orcid":"https://orcid.org/0000-0002-2292-7670"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaeduk Han","raw_affiliation_strings":["Department of Electronic Engineering, Hanyang University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-2292-7670","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Hanyang University, Seoul, South Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037317381","display_name":"Min-Seong Choo","orcid":"https://orcid.org/0000-0002-8638-6332"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Min-Seong Choo","raw_affiliation_strings":["School of Electrical Engineering, Hanyang University, Ansan, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-8638-6332","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Hanyang University, Ansan, South Korea","institution_ids":["https://openalex.org/I4575257"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03443569,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"71","issue":"9","first_page":"4091","last_page":"4095"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8831740617752075},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6748972535133362},{"id":"https://openalex.org/keywords/autocorrelation","display_name":"Autocorrelation","score":0.6747076511383057},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5231053829193115},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4799252152442932},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.41940873861312866},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3590627610683441},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.29791080951690674},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21523171663284302},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2056887149810791},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.137788325548172},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.07825392484664917}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8831740617752075},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6748972535133362},{"id":"https://openalex.org/C5297727","wikidata":"https://www.wikidata.org/wiki/Q786970","display_name":"Autocorrelation","level":2,"score":0.6747076511383057},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5231053829193115},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4799252152442932},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.41940873861312866},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3590627610683441},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.29791080951690674},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21523171663284302},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2056887149810791},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.137788325548172},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.07825392484664917},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2024.3392771","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2024.3392771","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"},{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1512440898","https://openalex.org/W1516415178","https://openalex.org/W1972734901","https://openalex.org/W2057845030","https://openalex.org/W2089328455","https://openalex.org/W2164114298","https://openalex.org/W2317713607","https://openalex.org/W2774610582","https://openalex.org/W2921886179","https://openalex.org/W2952154040","https://openalex.org/W2984477551","https://openalex.org/W3133618096","https://openalex.org/W3140513574","https://openalex.org/W3205565959","https://openalex.org/W3208301119","https://openalex.org/W4212787522"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2155789024","https://openalex.org/W2315668284","https://openalex.org/W3213608175","https://openalex.org/W2109491806","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2353997301"],"abstract_inverted_index":{"This":[0],"brief":[1],"solves":[2],"the":[3,9,62,96,106],"challenge":[4],"of":[5,12,22,54,102],"loop":[6],"latency":[7,31],"in":[8,65,76,112],"digital":[10,14],"filter":[11],"conventional":[13,129],"phase-locked":[15],"loops":[16],"(DPLLs),":[17],"which":[18],"hinders":[19],"timely":[20],"updates":[21],"phase":[23,56],"frequency":[24],"detector":[25],"error":[26],"information.":[27],"To":[28],"address":[29],"this":[30],"problem,":[32],"we":[33],"introduce":[34],"a":[35,42,87,93,99,109],"direct":[36],"path":[37],"for":[38],"jitter":[39],"correction,":[40],"utilizing":[41],"pulse":[43,48],"generator":[44],"with":[45,70],"an":[46],"adaptive":[47,71],"width":[49],"controller":[50],"(PWC).":[51],"The":[52,67],"impact":[53],"PWC-based":[55],"correction":[57],"is":[58],"analyzed":[59],"to":[60,91,118,128],"optimize":[61],"proportional":[63],"gain":[64,72],"DPLLs.":[66],"DPLL,":[68],"designed":[69],"control":[73],"and":[74],"realized":[75],"40-nm":[77],"CMOS":[78],"technology,":[79],"significantly":[80],"enhances":[81],"its":[82],"performance":[83,126],"metrics.":[84],"Operating":[85],"from":[86,116],"100-MHz":[88],"reference":[89,124],"clock":[90],"produce":[92],"3.2-GHz":[94],"output,":[95],"prototype":[97],"achieves":[98],"power":[100],"consumption":[101],"6.36":[103],"mW.":[104],"Remarkably,":[105],"measurements":[107],"indicate":[108],"25%":[110],"improvement":[111],"integrated":[113],"jitter,":[114],"reduced":[115],"1231":[117],"942":[119],"fs,":[120],"while":[121],"maintaining":[122],"comparable":[123],"spur":[125],"relative":[127],"DPLL":[130],"designs.":[131]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}