{"id":"https://openalex.org/W4392939420","doi":"https://doi.org/10.1109/tcsii.2024.3379373","title":"A 1-Mb RRAM Macro With 9.8 ns Read Access Time Utilizing Dynamic Reference Voltage for Reliable Sensing Operation","display_name":"A 1-Mb RRAM Macro With 9.8 ns Read Access Time Utilizing Dynamic Reference Voltage for Reliable Sensing Operation","publication_year":2024,"publication_date":"2024-03-19","ids":{"openalex":"https://openalex.org/W4392939420","doi":"https://doi.org/10.1109/tcsii.2024.3379373"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2024.3379373","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2024.3379373","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011907615","display_name":"Junjie Mu","orcid":"https://orcid.org/0000-0002-6496-6539"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Junjie Mu","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Nanyang Ave, Singapore"],"raw_orcid":"https://orcid.org/0000-0002-6496-6539","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Nanyang Ave, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100366004","display_name":"Lu Lu","orcid":"https://orcid.org/0000-0001-6745-622X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Lu Lu","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Nanyang Ave, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Nanyang Ave, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010974557","display_name":"Ju Eon Kim","orcid":"https://orcid.org/0000-0001-7630-6725"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Ju Eon Kim","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Nanyang Ave, Singapore"],"raw_orcid":"https://orcid.org/0000-0001-7630-6725","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Nanyang Ave, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066784948","display_name":"Byung-Kwon An","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Byungkwon An","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Nanyang Ave, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Nanyang Ave, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036483744","display_name":"Vishal Sharma","orcid":"https://orcid.org/0000-0003-2618-0655"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Vishal Sharma","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Nanyang Ave, Singapore"],"raw_orcid":"https://orcid.org/0000-0003-2618-0655","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Nanyang Ave, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026244419","display_name":"A Lekshmi","orcid":"https://orcid.org/0000-0001-8032-8986"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Arya Jagath Lekshmi","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Nanyang Ave, Singapore"],"raw_orcid":"https://orcid.org/0000-0001-8032-8986","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Nanyang Ave, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055599683","display_name":"Putu Andhita Dananjaya","orcid":"https://orcid.org/0000-0001-9416-6455"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Putu Andhita Dananjaya","raw_affiliation_strings":["School of Physical and Mathematical Sciences, Nanyang Technological University, Nanyang Ave, Singapore"],"raw_orcid":"https://orcid.org/0000-0001-9416-6455","affiliations":[{"raw_affiliation_string":"School of Physical and Mathematical Sciences, Nanyang Technological University, Nanyang Ave, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070180827","display_name":"Weng Hong Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Weng Hong Lai","raw_affiliation_strings":["School of Physical and Mathematical Sciences, Nanyang Technological University, Nanyang Ave, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Physical and Mathematical Sciences, Nanyang Technological University, Nanyang Ave, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023516435","display_name":"Wen Siang Lew","orcid":"https://orcid.org/0000-0002-5161-741X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Wen Siang Lew","raw_affiliation_strings":["School of Physical and Mathematical Sciences, Nanyang Technological University, Nanyang Ave, Singapore"],"raw_orcid":"https://orcid.org/0000-0002-5161-741X","affiliations":[{"raw_affiliation_string":"School of Physical and Mathematical Sciences, Nanyang Technological University, Nanyang Ave, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076628109","display_name":"Tony Tae-Hyoung Kim","orcid":"https://orcid.org/0000-0002-1779-1799"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Tony Tae-Hyoung Kim","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Nanyang Ave, Singapore"],"raw_orcid":"https://orcid.org/0000-0002-1779-1799","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Nanyang Ave, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.908,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.72874385,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":"71","issue":"5","first_page":"2564","last_page":"2568"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8478429317474365},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6498885154724121},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6469120979309082},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5437790155410767},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4906672239303589},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48625266551971436},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4759892225265503},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.42613571882247925},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.41202664375305176},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.4111471176147461},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38604825735092163},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38599854707717896},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2547540068626404}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8478429317474365},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6498885154724121},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6469120979309082},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5437790155410767},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4906672239303589},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48625266551971436},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4759892225265503},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.42613571882247925},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.41202664375305176},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.4111471176147461},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38604825735092163},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38599854707717896},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2547540068626404},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2024.3379373","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2024.3379373","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1573873562","https://openalex.org/W1906827922","https://openalex.org/W1968801063","https://openalex.org/W1983626370","https://openalex.org/W1987447986","https://openalex.org/W1997388392","https://openalex.org/W2004823737","https://openalex.org/W2017569700","https://openalex.org/W2033811947","https://openalex.org/W2080779002","https://openalex.org/W2124673785","https://openalex.org/W2138212628","https://openalex.org/W2161190851","https://openalex.org/W2164567793","https://openalex.org/W2168972302","https://openalex.org/W2794194363","https://openalex.org/W2921351161","https://openalex.org/W3048746542"],"related_works":["https://openalex.org/W2104937488","https://openalex.org/W2086074825","https://openalex.org/W2964871028","https://openalex.org/W3088669828","https://openalex.org/W2896073877","https://openalex.org/W1549725729","https://openalex.org/W4396949738","https://openalex.org/W3040151040","https://openalex.org/W2415163243","https://openalex.org/W2185474626"],"abstract_inverted_index":{"Resistive":[0],"RAM":[1],"(RRAM)":[2],"has":[3],"emerged":[4],"as":[5],"a":[6,37,52,142,166],"promising":[7],"candidate":[8],"for":[9],"the":[10,46,66,69,85,88,95,104,107,124,149,152],"next":[11],"generation":[12],"of":[13,41,68,80,87,145,170],"non-volatile":[14],"memories":[15],"(NVMs)":[16],"due":[17],"to":[18,64,93,126,148],"its":[19],"low":[20,70],"write":[21],"voltage":[22,110,169],"and":[23,74,117,129],"compact":[24],"area":[25,48,144],"that":[26,101],"is":[27,62,163],"compatible":[28],"with":[29,45,165],"CMOS":[30,139],"technology.":[31],"In":[32],"this":[33],"work,":[34,151],"we":[35],"propose":[36],"1Mb":[38],"macro":[39,47],"consisting":[40],"two":[42],"512Kb":[43],"sub-arrays,":[44],"reduced":[49],"by":[50,157],"implementing":[51],"common":[53],"source-line":[54],"(SL)":[55],"structure.":[56],"A":[57],"voltage-mode":[58],"sense":[59],"amplifier":[60],"(VSA)":[61],"designed":[63],"overcome":[65],"challenge":[67],"ratio":[71],"between":[72],"high-resistance":[73],"low-resistance":[75],"states":[76],"(R-ratio).":[77],"Two":[78],"columns":[79],"replica":[81],"cells":[82],"situated":[83],"in":[84,106,123,137],"center":[86],"RRAM":[89],"array":[90,153],"are":[91,121],"used":[92],"generate":[94],"reference":[96],"voltages,":[97],"which":[98],"exhibit":[99],"behavior":[100],"closely":[102],"tracks":[103],"changes":[105],"bit-line":[108],"(BL)":[109],"even":[111],"under":[112],"PVT":[113],"variations.":[114],"Additionally,":[115],"power-gating":[116],"common-mode":[118],"feedback":[119],"circuits":[120],"implemented":[122],"SA":[125],"save":[127],"power":[128],"improve":[130],"sensing":[131],"speed.":[132],"The":[133,159],"test":[134],"chip,":[135],"fabricated":[136],"40nm":[138],"technology,":[140],"occupies":[141],"core":[143],"0.996mm2.":[146],"Compared":[147],"prior":[150],"density":[154],"(5.58Mb/mm2)":[155],"improves":[156],"1.12\u00d7.":[158],"read":[160,167],"access":[161],"time":[162],"9.8ns":[164],"precharge":[168],"0.3":[171],"V.":[172]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}