{"id":"https://openalex.org/W4392825456","doi":"https://doi.org/10.1109/tcsii.2024.3377255","title":"DL-Sort: A Hybrid Approach to Scalable Hardware-Accelerated Fully-Streaming Sorting","display_name":"DL-Sort: A Hybrid Approach to Scalable Hardware-Accelerated Fully-Streaming Sorting","publication_year":2024,"publication_date":"2024-03-14","ids":{"openalex":"https://openalex.org/W4392825456","doi":"https://doi.org/10.1109/tcsii.2024.3377255"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2024.3377255","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2024.3377255","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030724145","display_name":"Hyun Woo Oh","orcid":null},"institutions":[{"id":"https://openalex.org/I118373667","display_name":"Seoul National University of Science and Technology","ror":"https://ror.org/00chfja07","country_code":"KR","type":"education","lineage":["https://openalex.org/I118373667"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyun Woo Oh","raw_affiliation_strings":["Department of Electronic Engineering, Seoul National University of Science and Technology, Nowon, Republic of Korea"],"raw_orcid":"https://orcid.org/0000-0001-9608-4453","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Seoul National University of Science and Technology, Nowon, Republic of Korea","institution_ids":["https://openalex.org/I118373667"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025464698","display_name":"Joungmin Park","orcid":"https://orcid.org/0000-0002-5570-2400"},"institutions":[{"id":"https://openalex.org/I118373667","display_name":"Seoul National University of Science and Technology","ror":"https://ror.org/00chfja07","country_code":"KR","type":"education","lineage":["https://openalex.org/I118373667"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Joungmin Park","raw_affiliation_strings":["Department of Electronic Engineering, Seoul National University of Science and Technology, Nowon, Republic of Korea"],"raw_orcid":"https://orcid.org/0000-0002-5570-2400","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Seoul National University of Science and Technology, Nowon, Republic of Korea","institution_ids":["https://openalex.org/I118373667"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100754416","display_name":"Seung Eun Lee","orcid":"https://orcid.org/0000-0003-3817-4383"},"institutions":[{"id":"https://openalex.org/I118373667","display_name":"Seoul National University of Science and Technology","ror":"https://ror.org/00chfja07","country_code":"KR","type":"education","lineage":["https://openalex.org/I118373667"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seung Eun Lee","raw_affiliation_strings":["Department of Electronic Engineering, Seoul National University of Science and Technology, Nowon, Republic of Korea"],"raw_orcid":"https://orcid.org/0000-0003-3817-4383","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Seoul National University of Science and Technology, Nowon, Republic of Korea","institution_ids":["https://openalex.org/I118373667"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I118373667"],"apc_list":null,"apc_paid":null,"fwci":3.9772,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.94116409,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"71","issue":"5","first_page":"2549","last_page":"2553"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8546921610832214},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6966310739517212},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6939853429794312},{"id":"https://openalex.org/keywords/merge-sort","display_name":"Merge sort","score":0.6847473978996277},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5463155508041382},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4889194071292877},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4554064869880676},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44856733083724976},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4141857624053955},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41176488995552063},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.3632918894290924},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34681349992752075},{"id":"https://openalex.org/keywords/sorting-algorithm","display_name":"Sorting algorithm","score":0.2907554507255554},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1439409852027893}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8546921610832214},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6966310739517212},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6939853429794312},{"id":"https://openalex.org/C35555965","wikidata":"https://www.wikidata.org/wiki/Q189057","display_name":"Merge sort","level":4,"score":0.6847473978996277},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5463155508041382},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4889194071292877},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4554064869880676},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44856733083724976},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4141857624053955},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41176488995552063},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.3632918894290924},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34681349992752075},{"id":"https://openalex.org/C108094655","wikidata":"https://www.wikidata.org/wiki/Q181593","display_name":"Sorting algorithm","level":3,"score":0.2907554507255554},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1439409852027893},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2024.3377255","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2024.3377255","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8820465999","display_name":null,"funder_award_id":"IITP-2024-RS-2022-00156295","funder_id":"https://openalex.org/F4320328359","funder_display_name":"Ministry of Science and ICT, South Korea"}],"funders":[{"id":"https://openalex.org/F4320328359","display_name":"Ministry of Science and ICT, South Korea","ror":"https://ror.org/01wpjm123"},{"id":"https://openalex.org/F4320335489","display_name":"Institute for Information and Communications Technology Promotion","ror":"https://ror.org/01g0hqq23"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1983394510","https://openalex.org/W1994493549","https://openalex.org/W2003007834","https://openalex.org/W2030081822","https://openalex.org/W2087382815","https://openalex.org/W2141389982","https://openalex.org/W2153567586","https://openalex.org/W2472334012","https://openalex.org/W2508353373","https://openalex.org/W2733107613","https://openalex.org/W2944423816","https://openalex.org/W3043363332","https://openalex.org/W3083342782","https://openalex.org/W3093980743","https://openalex.org/W4210558642","https://openalex.org/W4312734682","https://openalex.org/W6784314592"],"related_works":["https://openalex.org/W642373248","https://openalex.org/W2020040909","https://openalex.org/W2185070155","https://openalex.org/W2148631298","https://openalex.org/W1539498068","https://openalex.org/W2161434276","https://openalex.org/W2111241003","https://openalex.org/W3037448952","https://openalex.org/W2189154201","https://openalex.org/W3039556430"],"abstract_inverted_index":{"Designing":[0],"high-performance":[1],"hardware":[2,29,44],"sorter":[3,30,59],"for":[4,61,71,124],"resource-constrained":[5],"systems":[6],"is":[7,141],"challenging":[8],"due":[9],"to":[10,16,40,85,134],"physical":[11],"limitations":[12],"and":[13,35,64,110,126],"the":[14,79,87,91,97],"need":[15],"balance":[17],"streaming":[18,136],"bandwidth":[19,62],"with":[20,32,115],"memory":[21],"throughput.":[22],"This":[23],"paper":[24],"introduces":[25],"a":[26,49,54,65,72,127],"novel,":[27],"scalable":[28,92],"architecture":[31,51],"fully-streaming":[33],"support":[34],"an":[36,116],"accompanying":[37],"RTL":[38,80],"generator":[39,81],"provide":[41,86],"versatile,":[42],"energy-efficient":[43],"acceleration.":[45],"Our":[46],"solution":[47],"employs":[48],"dual-layer":[50],"consisting":[52],"of":[53,90,119,129],"parallel":[55],"one-way":[56],"linear":[57],"insertion":[58],"(OLIS)":[60],"optimization":[63],"cyclic":[66],"bitonic":[67],"merge":[68],"network":[69],"(CBMN)":[70],"compact,":[73],"high-throughput":[74],"implementation.":[75],"Furthermore,":[76],"we":[77],"developed":[78],"written":[82],"in":[83],"Chisel":[84],"agile":[88],"implementation":[89],"architecture.":[93],"Experimental":[94],"results":[95],"targeting":[96],"Xilinx":[98],"XVU37P-FSVH2892-2L-E":[99],"FPGA":[100],"show":[101],"that":[102],"our":[103],"design":[104],"achieves":[105],"throughput":[106],"increasing":[107],"by":[108,113,131],"126.26%":[109],"latency":[111],"decreasing":[112],"68.46%,":[114],"area":[117],"increment":[118],"no":[120],"more":[121],"than":[122],"132.94%":[123],"LUTs":[125],"decrement":[128],"flip-flops":[130],"79.84%,":[132],"compared":[133],"state-of-the-art":[135],"sorter.":[137],"The":[138],"source":[139],"code":[140],"available":[142],"at":[143],"https://github.com/hyun-woo-oh/DL-Sort-Generator.":[144]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}