{"id":"https://openalex.org/W4392642239","doi":"https://doi.org/10.1109/tcsii.2024.3375637","title":"An in-Array Build-In Self-Test Scheme for Embedded SRAM Array","display_name":"An in-Array Build-In Self-Test Scheme for Embedded SRAM Array","publication_year":2024,"publication_date":"2024-03-11","ids":{"openalex":"https://openalex.org/W4392642239","doi":"https://doi.org/10.1109/tcsii.2024.3375637"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2024.3375637","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2024.3375637","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039314767","display_name":"Feng Wei","orcid":"https://orcid.org/0000-0002-7676-7596"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210136793","display_name":"Peng Cheng Laboratory","ror":"https://ror.org/03qdqbt06","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210136793"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Wei","raw_affiliation_strings":["Key Laboratory of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China","Peng Cheng Lab, Shenzhen, China"],"raw_orcid":"https://orcid.org/0000-0002-7676-7596","affiliations":[{"raw_affiliation_string":"Key Laboratory of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Peng Cheng Lab, Shenzhen, China","institution_ids":["https://openalex.org/I4210136793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050097039","display_name":"Xiaole Cui","orcid":"https://orcid.org/0000-0002-3382-3703"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210136793","display_name":"Peng Cheng Laboratory","ror":"https://ror.org/03qdqbt06","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210136793"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaole Cui","raw_affiliation_strings":["Key Laboratory of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China","Peng Cheng Lab, Shenzhen, China"],"raw_orcid":"https://orcid.org/0000-0002-3382-3703","affiliations":[{"raw_affiliation_string":"Key Laboratory of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Peng Cheng Lab, Shenzhen, China","institution_ids":["https://openalex.org/I4210136793"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062370793","display_name":"Sunrui Zhang","orcid":"https://orcid.org/0009-0000-9539-1427"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Sunrui Zhang","raw_affiliation_strings":["Key Laboratory of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China"],"raw_orcid":"https://orcid.org/0009-0000-9539-1427","affiliations":[{"raw_affiliation_string":"Key Laboratory of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.329,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.77794337,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"71","issue":"8","first_page":"3935","last_page":"3939"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.8485811352729797},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7306860089302063},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.6900367140769958},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.6468319296836853},{"id":"https://openalex.org/keywords/linear-feedback-shift-register","display_name":"Linear feedback shift register","score":0.6306322813034058},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5156346559524536},{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.49825620651245117},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48287108540534973},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4555143713951111},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4249120354652405},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3489089608192444},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33042603731155396},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3089003562927246},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14059355854988098},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1222795844078064},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.06679508090019226}],"concepts":[{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.8485811352729797},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7306860089302063},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6900367140769958},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.6468319296836853},{"id":"https://openalex.org/C159862308","wikidata":"https://www.wikidata.org/wiki/Q681101","display_name":"Linear feedback shift register","level":4,"score":0.6306322813034058},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5156346559524536},{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.49825620651245117},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48287108540534973},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4555143713951111},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4249120354652405},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3489089608192444},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33042603731155396},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3089003562927246},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14059355854988098},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1222795844078064},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.06679508090019226},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2024.3375637","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2024.3375637","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4484392832","display_name":null,"funder_award_id":"92373206","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G5620683156","display_name":null,"funder_award_id":"KQTD 20200820113105004","funder_id":"https://openalex.org/F4320326705","funder_display_name":"Science, Technology and Innovation Commission of Shenzhen Municipality"},{"id":"https://openalex.org/G8303165913","display_name":null,"funder_award_id":"JCYJ20220818100814033","funder_id":"https://openalex.org/F4320326705","funder_display_name":"Science, Technology and Innovation Commission of Shenzhen Municipality"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320326705","display_name":"Science, Technology and Innovation Commission of Shenzhen Municipality","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W289624287","https://openalex.org/W2152257764","https://openalex.org/W2162765851","https://openalex.org/W2331783522","https://openalex.org/W2344948535","https://openalex.org/W2531500138","https://openalex.org/W2591601611","https://openalex.org/W2771238178","https://openalex.org/W2775637085","https://openalex.org/W2904299207","https://openalex.org/W2913390475","https://openalex.org/W3014325818","https://openalex.org/W3092615675","https://openalex.org/W3104353813","https://openalex.org/W3131178091","https://openalex.org/W3173927625","https://openalex.org/W3177661907","https://openalex.org/W4313192083","https://openalex.org/W4313193564"],"related_works":["https://openalex.org/W2766924081","https://openalex.org/W2152745368","https://openalex.org/W2184933991","https://openalex.org/W4252072603","https://openalex.org/W2188176208","https://openalex.org/W2119351822","https://openalex.org/W4288754393","https://openalex.org/W2080947141","https://openalex.org/W2118970729","https://openalex.org/W1182583055"],"abstract_inverted_index":{"An":[0],"in-array":[1],"Build-In":[2],"Self-Test":[3],"(BIST)":[4],"scheme":[5,42,76,82],"is":[6,19,32,60,70,77,83],"proposed":[7,40,74,80],"for":[8],"the":[9,23,27,36,46,54,67,73,92,96],"embedded":[10],"SRAM":[11,68],"array.":[12,98],"The":[13,39,62,79],"linear":[14],"feedback":[15],"shift":[16],"register":[17,30],"(LFSR)":[18],"used":[20,33],"to":[21,34,85,90],"implement":[22,35,86],"pattern":[24],"generator,":[25],"and":[26,50,58],"single/multiple-input":[28],"signature":[29],"(SISR/MISR)":[31],"response":[37],"compactor.":[38],"BIST":[41,64,75,81],"only":[43],"consumes":[44],"half":[45],"number":[47],"of":[48,95],"transistors":[49],"area":[51],"compared":[52],"with":[53],"conventional":[55,63],"LFSR/MISR":[56],"BIST,":[57],"it":[59],"testable.":[61],"circuit":[65],"outside":[66],"array":[69],"unnecessary":[71],"if":[72],"applied.":[78],"able":[84],"various":[87],"March":[88],"sequences":[89],"test":[91],"other":[93],"part":[94],"memory":[97]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}