{"id":"https://openalex.org/W4391806703","doi":"https://doi.org/10.1109/tcsii.2024.3366169","title":"Low-Power, High-Speed, and Area-Efficient Multiplier Based on the PTL Logic Style","display_name":"Low-Power, High-Speed, and Area-Efficient Multiplier Based on the PTL Logic Style","publication_year":2024,"publication_date":"2024-02-14","ids":{"openalex":"https://openalex.org/W4391806703","doi":"https://doi.org/10.1109/tcsii.2024.3366169"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2024.3366169","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2024.3366169","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093926364","display_name":"Wanyuan Pan","orcid":"https://orcid.org/0009-0006-7780-7234"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Wanyuan Pan","raw_affiliation_strings":["School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006844319","display_name":"Yihe Yu","orcid":"https://orcid.org/0009-0002-4317-4644"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yihe Yu","raw_affiliation_strings":["School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103228350","display_name":"Chengcheng Tang","orcid":"https://orcid.org/0000-0001-8091-1274"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chengcheng Tang","raw_affiliation_strings":["School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080839129","display_name":"Ningyuan Yin","orcid":"https://orcid.org/0000-0001-6307-0004"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ningyuan Yin","raw_affiliation_strings":["Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems, School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"],"affiliations":[{"raw_affiliation_string":"Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems, School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017560036","display_name":"Zhiyi Yu","orcid":"https://orcid.org/0000-0002-8802-0457"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiyi Yu","raw_affiliation_strings":["Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems, School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"],"affiliations":[{"raw_affiliation_string":"Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems, School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China","institution_ids":["https://openalex.org/I157773358"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5093926364"],"corresponding_institution_ids":["https://openalex.org/I157773358"],"apc_list":null,"apc_paid":null,"fwci":3.5441,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.93017676,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":"71","issue":"7","first_page":"3538","last_page":"3542"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7528243064880371},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6336162090301514},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6277018785476685},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5612000226974487},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5563691854476929},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.49857211112976074},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4834388196468353},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47972244024276733},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.4669042229652405},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.46487855911254883},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.46410688757896423},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4640893340110779},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42786404490470886},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.423947274684906},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4108317792415619},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3265591263771057},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2760765850543976},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19766682386398315},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16183078289031982},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1256309449672699}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7528243064880371},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6336162090301514},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6277018785476685},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5612000226974487},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5563691854476929},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49857211112976074},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4834388196468353},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47972244024276733},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.4669042229652405},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.46487855911254883},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.46410688757896423},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4640893340110779},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42786404490470886},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.423947274684906},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4108317792415619},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3265591263771057},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2760765850543976},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19766682386398315},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16183078289031982},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1256309449672699},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2024.3366169","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2024.3366169","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G4305356344","display_name":null,"funder_award_id":"61834005","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7437622746","display_name":null,"funder_award_id":"61902443","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G8357081843","display_name":null,"funder_award_id":"2022A1515011708","funder_id":"https://openalex.org/F4320337111","funder_display_name":"Basic and Applied Basic Research Foundation of Guangdong Province"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320337111","display_name":"Basic and Applied Basic Research Foundation of Guangdong Province","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1489081061","https://openalex.org/W1983849809","https://openalex.org/W2026445983","https://openalex.org/W2048773562","https://openalex.org/W2052363354","https://openalex.org/W2110134128","https://openalex.org/W2113192550","https://openalex.org/W2116764435","https://openalex.org/W2124278579","https://openalex.org/W2140863609","https://openalex.org/W2146301839","https://openalex.org/W2146985621","https://openalex.org/W2150187072","https://openalex.org/W2154457524","https://openalex.org/W2163578701","https://openalex.org/W2588191434","https://openalex.org/W2803057706","https://openalex.org/W2913880649","https://openalex.org/W3045652118","https://openalex.org/W3134526034","https://openalex.org/W4220922172","https://openalex.org/W4385319257"],"related_works":["https://openalex.org/W4390693432","https://openalex.org/W2899979858","https://openalex.org/W3081957819","https://openalex.org/W4225162125","https://openalex.org/W2045634546","https://openalex.org/W2328856328","https://openalex.org/W2724754934","https://openalex.org/W2240451373","https://openalex.org/W2185076455","https://openalex.org/W3118945556"],"abstract_inverted_index":{"With":[0],"the":[1,35,62,77,93,123],"development":[2],"of":[3],"Very":[4],"Large-Scale":[5],"Integration":[6],"(VLSI)":[7],"technology,":[8],"circuit":[9,25,48],"designers":[10],"are":[11],"increasingly":[12],"focused":[13],"on":[14,47,61],"achieving":[15],"low":[16],"power,":[17],"high":[18],"speed,":[19],"and":[20,45,83,88,133],"small":[21],"area.":[22],"Among":[23],"various":[24],"components,":[26],"multiplier":[27,59,94],"circuits":[28,125],"play":[29],"an":[30],"important":[31],"role":[32],"in":[33,107,118],"improving":[34],"overall":[36],"system":[37],"performance":[38,128],"due":[39],"to":[40,92,102],"their":[41],"significant":[42],"power":[43,84],"consumption":[44],"impact":[46],"speed.":[49],"In":[50],"this":[51],"paper,":[52],"we":[53],"propose":[54],"a":[55,115],"novel":[56],"8-bit":[57,104],"signed":[58],"based":[60],"Pass":[63],"Transistor":[64],"Logic":[65],"(PTL)":[66],"that":[67,76],"outperforms":[68],"existing":[69],"designs.":[70],"The":[71],"post-layout":[72],"simulation":[73],"results":[74],"show":[75],"proposed":[78,106,124],"design":[79,110],"reduces":[80],"area,":[81],"delay,":[82],"by":[85],"13.45%,":[86],"9.72%,":[87],"15.19%,":[89],"respectively,":[90],"compared":[91],"synthesized":[95],"using":[96],"Synopsys":[97],"Design":[98],"Compiler":[99],"(DC).":[100],"Compared":[101],"other":[103],"multipliers":[105],"references,":[108],"our":[109],"also":[111],"shows":[112],"at":[113,129],"least":[114],"27.66%":[116],"improvement":[117],"power-delay":[119],"product":[120],"(PDP).":[121],"Additionally,":[122],"exhibit":[126],"superior":[127],"different":[130],"operating":[131],"voltages":[132],"process":[134],"corners.":[135]},"counts_by_year":[{"year":2025,"cited_by_count":13},{"year":2024,"cited_by_count":3}],"updated_date":"2026-03-04T09:10:02.777135","created_date":"2025-10-10T00:00:00"}