{"id":"https://openalex.org/W4390968614","doi":"https://doi.org/10.1109/tcsii.2024.3355739","title":"A 14-Bit 4 GS/s Two-Way Interleaved Pipelined ADC With Aperture Error Tunning","display_name":"A 14-Bit 4 GS/s Two-Way Interleaved Pipelined ADC With Aperture Error Tunning","publication_year":2024,"publication_date":"2024-01-18","ids":{"openalex":"https://openalex.org/W4390968614","doi":"https://doi.org/10.1109/tcsii.2024.3355739"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2024.3355739","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2024.3355739","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047240351","display_name":"Peilin Yang","orcid":"https://orcid.org/0000-0002-0848-8990"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peilin Yang","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0002-0848-8990","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084959547","display_name":"Fule Li","orcid":"https://orcid.org/0000-0002-7341-7240"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fule Li","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0002-7341-7240","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100356864","display_name":"Zhihua Wang","orcid":"https://orcid.org/0000-0001-6567-0759"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhihua Wang","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0001-6567-0759","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":1.6678,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.8184012,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"71","issue":"6","first_page":"2961","last_page":"2965"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.8443520069122314},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.820744514465332},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.6615249514579773},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5777052640914917},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.5707591772079468},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5347961783409119},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5229364633560181},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4866686463356018},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.4772336781024933},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4618716537952423},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.4459715485572815},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4397088289260864},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.4290529787540436},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28778403997421265},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2056853175163269},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15459027886390686},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09890088438987732}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.8443520069122314},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.820744514465332},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.6615249514579773},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5777052640914917},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.5707591772079468},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5347961783409119},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5229364633560181},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4866686463356018},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.4772336781024933},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4618716537952423},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.4459715485572815},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4397088289260864},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.4290529787540436},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28778403997421265},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2056853175163269},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15459027886390686},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09890088438987732},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2024.3355739","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2024.3355739","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2178958574","https://openalex.org/W2526101322","https://openalex.org/W2768008485","https://openalex.org/W2812813097","https://openalex.org/W2980833659","https://openalex.org/W3118234823","https://openalex.org/W3159201354","https://openalex.org/W3186847422","https://openalex.org/W3208872830","https://openalex.org/W3216489024","https://openalex.org/W4239486830","https://openalex.org/W4285133984"],"related_works":["https://openalex.org/W4206356469","https://openalex.org/W2783221760","https://openalex.org/W2759515872","https://openalex.org/W2904640696","https://openalex.org/W2942561789","https://openalex.org/W2511822798","https://openalex.org/W4390693196","https://openalex.org/W2054018984","https://openalex.org/W2542593952","https://openalex.org/W2341231357"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"a":[3,44],"14-bit":[4],"4":[5,101],"GS/s":[6,18],"time-interleaving":[7],"ADC":[8,111,147,172],"design":[9],"using":[10,75],"two":[11],"interleaved":[12],"sub-ADCs.":[13],"The":[14,105,145,165],"sub-ADC":[15],"achieves":[16,149],"2":[17],"conversion":[19],"rate":[20],"in":[21,56,78,109,142,179],"28nm":[22],"CMOS":[23],"technology":[24],"and":[25,116,127,138,156,183],"uses":[26],"pipelined":[27],"structure":[28],"to":[29,50,86,96,100,133,139],"have":[30],"high":[31],"resolution":[32],"at":[33,64,160],"the":[34,38,52,57,65,70,82,92,110,113,123],"same":[35],"time.":[36],"In":[37],"adopted":[39],"sample-and-hold":[40],"amplifier-less":[41],"(SHA-less)":[42],"pipeline,":[43],"comparator-based":[45],"correction":[46],"method":[47,95],"is":[48,62,89,168,175],"proposed":[49,93],"solve":[51],"associated":[53],"aperture":[54,87],"error":[55,88],"frontend":[58],"stage":[59],"where":[60],"input":[61,103,163,166],"sampled":[63],"latch":[66],"node.":[67],"By":[68],"tunning":[69,94],"path":[71],"bandwidth,":[72],"rather":[73],"than":[74],"delay":[76],"line":[77],"comparator":[79],"clock":[80],"path,":[81],"output":[83],"spreading":[84],"related":[85],"reduced":[90],"by":[91],"offset-limited":[97],"level":[98],"up":[99],"GHz":[102,162],"frequency.":[104,164],"modified":[106],"reference":[107],"buffer":[108],"reuses":[112],"existing":[114],"transconductance":[115],"improves":[117],"its":[118],"power":[119,173],"efficiency":[120],"when":[121],"driving":[122],"pipeline":[124],"stages.":[125],"Buffers":[126],"digital":[128],"calibrations":[129],"are":[130],"implemented":[131],"on-chip":[132],"help":[134],"wideband":[135],"high-speed":[136],"operation":[137],"correct":[140],"non-idealities":[141],"analog":[143],"circuits.":[144],"fabricated":[146],"chip":[148],"59.7":[150],"dB":[151,154,185],"SNDR,":[152],"60.3":[153],"SNR":[155],"69.3":[157],"dBc":[158],"SFDR":[159],"1.95":[161],"bandwidth":[167],"above":[169],"5":[170],"GHz.":[171],"consumption":[174],"782":[176],"mW,":[177],"resulting":[178],"247.8":[180],"fJ/conv.-step":[181],"FoMW":[182],"153.7":[184],"FoMS.":[186]},"counts_by_year":[{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}