{"id":"https://openalex.org/W4389722493","doi":"https://doi.org/10.1109/tcsii.2023.3343292","title":"Scaling Limits of Memristor-Based Routers for Asynchronous Neuromorphic Systems","display_name":"Scaling Limits of Memristor-Based Routers for Asynchronous Neuromorphic Systems","publication_year":2023,"publication_date":"2023-12-14","ids":{"openalex":"https://openalex.org/W4389722493","doi":"https://doi.org/10.1109/tcsii.2023.3343292"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2023.3343292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2023.3343292","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101750592","display_name":"Jun-Ren Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I12708293","display_name":"SIB Swiss Institute of Bioinformatics","ror":"https://ror.org/002n09z45","country_code":"CH","type":"nonprofit","lineage":["https://openalex.org/I12708293"]},{"id":"https://openalex.org/I202697423","display_name":"University of Zurich","ror":"https://ror.org/02crff812","country_code":"CH","type":"education","lineage":["https://openalex.org/I202697423"]},{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Junren Chen","raw_affiliation_strings":["Institute of Neuroinformatics, University of Zurich and ETH Zurich, Zürich, Switzerland"],"raw_orcid":"https://orcid.org/0009-0000-9851-0903","affiliations":[{"raw_affiliation_string":"Institute of Neuroinformatics, University of Zurich and ETH Zurich, Zürich, Switzerland","institution_ids":["https://openalex.org/I12708293","https://openalex.org/I202697423","https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084602006","display_name":"Siyao Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Siyao Yang","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040105498","display_name":"Huaqiang Wu","orcid":"https://orcid.org/0000-0001-8359-7997"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huaqiang Wu","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0001-8359-7997","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060241952","display_name":"Giacomo Indiveri","orcid":"https://orcid.org/0000-0002-7109-1689"},"institutions":[{"id":"https://openalex.org/I12708293","display_name":"SIB Swiss Institute of Bioinformatics","ror":"https://ror.org/002n09z45","country_code":"CH","type":"nonprofit","lineage":["https://openalex.org/I12708293"]},{"id":"https://openalex.org/I202697423","display_name":"University of Zurich","ror":"https://ror.org/02crff812","country_code":"CH","type":"education","lineage":["https://openalex.org/I202697423"]},{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giacomo Indiveri","raw_affiliation_strings":["Institute of Neuroinformatics, University of Zurich and ETH Zurich, Zürich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-7109-1689","affiliations":[{"raw_affiliation_string":"Institute of Neuroinformatics, University of Zurich and ETH Zurich, Zürich, Switzerland","institution_ids":["https://openalex.org/I12708293","https://openalex.org/I202697423","https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025696765","display_name":"Melika Payvand","orcid":"https://orcid.org/0000-0001-5400-067X"},"institutions":[{"id":"https://openalex.org/I12708293","display_name":"SIB Swiss Institute of Bioinformatics","ror":"https://ror.org/002n09z45","country_code":"CH","type":"nonprofit","lineage":["https://openalex.org/I12708293"]},{"id":"https://openalex.org/I202697423","display_name":"University of Zurich","ror":"https://ror.org/02crff812","country_code":"CH","type":"education","lineage":["https://openalex.org/I202697423"]},{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Melika Payvand","raw_affiliation_strings":["Institute of Neuroinformatics, University of Zurich and ETH Zurich, Zürich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0001-5400-067X","affiliations":[{"raw_affiliation_string":"Institute of Neuroinformatics, University of Zurich and ETH Zurich, Zürich, Switzerland","institution_ids":["https://openalex.org/I12708293","https://openalex.org/I202697423","https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101750592"],"corresponding_institution_ids":["https://openalex.org/I12708293","https://openalex.org/I202697423","https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":1.2776,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.80401124,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"71","issue":"3","first_page":"1576","last_page":"1580"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9854000210762024,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.960709810256958},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8285344839096069},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7483998537063599},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.681306779384613},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6228657960891724},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39772480726242065},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.2910037040710449},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.29068779945373535},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19951596856117249},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.15089234709739685},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1302831470966339},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1015598475933075}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.960709810256958},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8285344839096069},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7483998537063599},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.681306779384613},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6228657960891724},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39772480726242065},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.2910037040710449},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.29068779945373535},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19951596856117249},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.15089234709739685},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1302831470966339},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1015598475933075},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2023.3343292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2023.3343292","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:www.zora.uzh.ch:254220","is_oa":false,"landing_page_url":"https://www.zora.uzh.ch/254220","pdf_url":null,"source":{"id":"https://openalex.org/S4306401281","display_name":"Zurich Open Repository and Archive (University of Zurich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I202697423","host_organization_name":"University of Zurich","host_organization_lineage":["https://openalex.org/I202697423"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Chen, Junren; Yang, Siyao; Wu, Huaqiang; Indiveri, Giacomo; Payvand, Melika  (2023). Scaling Limits of Memristor-Based Routers for Asynchronous Neuromorphic Systems.  IEEE Transactions on Circuits and Systems. Part 2: Express Briefs:1.","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8100000023841858}],"awards":[{"id":"https://openalex.org/G8288378532","display_name":null,"funder_award_id":"RPG 072021_03","funder_id":"https://openalex.org/F4320322725","funder_display_name":"China Scholarship Council"}],"funders":[{"id":"https://openalex.org/F4320322725","display_name":"China Scholarship Council","ror":"https://ror.org/04atp4p48"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1977773606","https://openalex.org/W2060598156","https://openalex.org/W2101091847","https://openalex.org/W2110134128","https://openalex.org/W2136288682","https://openalex.org/W2163288878","https://openalex.org/W2613205562","https://openalex.org/W2749476078","https://openalex.org/W3010570341","https://openalex.org/W3035877890","https://openalex.org/W4311309804","https://openalex.org/W4317794251","https://openalex.org/W4390510698"],"related_works":["https://openalex.org/W1872623660","https://openalex.org/W4292697011","https://openalex.org/W3207218810","https://openalex.org/W3212508523","https://openalex.org/W1995352804","https://openalex.org/W2086672837","https://openalex.org/W2909534142","https://openalex.org/W4367187682","https://openalex.org/W1940420793","https://openalex.org/W3215957123"],"abstract_inverted_index":{"Multi-core":[0],"neuromorphic":[1,232],"systems":[2,105],"typically":[3],"use":[4,50],"on-chip":[5],"routers":[6,13,39,228],"to":[7,33,41,77,123,146,186],"transmit":[8,147],"spikes":[9,148],"among":[10],"cores.":[11],"These":[12],"require":[14],"significant":[15],"memory":[16],"resources":[17],"and":[18,37,49,81,112,190,204,215],"consume":[19],"a":[20,166,174,200],"large":[21],"part":[22],"of":[23,45,61,96,128,137,212],"the":[24,43,59,73,78,125,135,179,183,187,210,221],"overall":[25],"system\u2019s":[26],"energy":[27],"budget.":[28],"A":[29],"promising":[30],"alternative":[31],"approach":[32,214],"using":[34],"standard":[35],"CMOS":[36],"SRAM-based":[38],"is":[40],"exploit":[42],"features":[44],"memristive":[46,138,226],"crossbar":[47,63,130,139,227],"arrays":[48,64],"them":[51],"as":[52,69,143,173],"programmable":[53],"switch-matrices":[54],"that":[55],"route":[56],"spikes.":[57],"However,":[58],"scaling":[60,126],"these":[62],"presents":[65],"physical":[66],"challenges,":[67],"such":[68],"\u201cIR":[70],"drop\u201d":[71],"on":[72,85,182,194],"metal":[74],"lines":[75],"due":[76,185],"parasitic":[79],"resistance,":[80],"leakage":[82],"current":[83],"accumulation":[84],"multiple":[86],"active":[87],"memristors":[88],"in":[89,103,149,225],"their":[90],"\u201coff\u201d":[91],"state.":[92],"While":[93],"reliability":[94],"challenges":[95,136],"this":[97,213],"type":[98],"have":[99],"been":[100,119],"extensively":[101],"studied":[102],"synchronous":[104],"for":[106,199,219,229],"compute-in-memory":[107],"matrix-vector":[108],"multiplication":[109],"(MVM)":[110],"accelerators":[111],"storage":[113],"class":[114],"memory,":[115],"little":[116],"effort":[117],"has":[118],"devoted":[120],"so":[121],"far":[122],"characterizing":[124],"limits":[127],"memristor-based":[129],"routers.":[131],"Here,":[132],"we":[133],"study":[134],"arrays,":[140],"when":[141],"used":[142],"routing":[144,175,184],"channels":[145],"asynchronous":[150,231],"Spiking":[151],"Neural":[152],"Network":[153],"(SNN)":[154],"hardware.":[155],"We":[156,177],"validate":[157],"our":[158],"analytical":[159],"findings":[160],"with":[161],"experimental":[162,205],"results":[163],"obtained":[164],"from":[165],"4K-ReRAM":[167],"chip":[168],"which":[169],"demonstrates":[170],"its":[171],"functionality":[172,180],"crossbar.":[176],"determine":[178],"bounds":[181],"IR":[188],"drop":[189],"leak":[191],"problem,":[192],"based":[193],"theoretical":[195],"modeling,":[196],"circuit":[197],"simulations":[198],"22nm":[201],"FDSOI":[202],"technology,":[203],"measurements.":[206],"This":[207],"brief":[208],"highlights":[209],"limitations":[211],"provides":[216],"useful":[217],"guidelines":[218],"engineering":[220],"memristor":[222],"device":[223],"properties":[224],"multi-core":[230],"systems.":[233]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":3}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}