{"id":"https://openalex.org/W4389370865","doi":"https://doi.org/10.1109/tcsii.2023.3340116","title":"A 2.2\u03bcW PWM-Based Time-Domain Sensor Interface With 540mV<sub>pp</sub> Input Signal Range, 81.6dB SNDR and 80M\u03a9 Input Impedance","display_name":"A 2.2\u03bcW PWM-Based Time-Domain Sensor Interface With 540mV<sub>pp</sub> Input Signal Range, 81.6dB SNDR and 80M\u03a9 Input Impedance","publication_year":2023,"publication_date":"2023-12-06","ids":{"openalex":"https://openalex.org/W4389370865","doi":"https://doi.org/10.1109/tcsii.2023.3340116"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2023.3340116","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2023.3340116","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101795424","display_name":"Liheng Liu","orcid":"https://orcid.org/0000-0001-7084-3757"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Liheng Liu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052619783","display_name":"Tianxiang Qu","orcid":"https://orcid.org/0000-0002-2244-736X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tianxiang Qu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101426377","display_name":"Pengjie Wang","orcid":"https://orcid.org/0000-0002-5444-4200"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Pengjie Wang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029845198","display_name":"Yao Zhang","orcid":"https://orcid.org/0000-0003-1481-8826"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yao Zhang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112997261","display_name":"Shunmin Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shunmin Wu","raw_affiliation_strings":["Beijing Smartchip Microelectronics Technology Company Ltd., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Beijing Smartchip Microelectronics Technology Company Ltd., Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082092557","display_name":"Zhiliang Hong","orcid":"https://orcid.org/0000-0002-9968-5964"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiliang Hong","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089070385","display_name":"Jiawei Xu","orcid":"https://orcid.org/0000-0002-4150-0971"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiawei Xu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5101795424"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.1097,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.42793263,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"71","issue":"4","first_page":"1904","last_page":"1908"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.7326136827468872},{"id":"https://openalex.org/keywords/pulse-width-modulation","display_name":"Pulse-width modulation","score":0.5804484486579895},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5627010464668274},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5510063767433167},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5380823612213135},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5023057460784912},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4939451813697815},{"id":"https://openalex.org/keywords/output-impedance","display_name":"Output impedance","score":0.47158777713775635},{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.4512174129486084},{"id":"https://openalex.org/keywords/time-domain","display_name":"Time domain","score":0.445947527885437},{"id":"https://openalex.org/keywords/input-impedance","display_name":"Input impedance","score":0.4393446743488312},{"id":"https://openalex.org/keywords/analog-front-end","display_name":"Analog front-end","score":0.4375922977924347},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.418559730052948},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.37693777680397034},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3150550127029419}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.7326136827468872},{"id":"https://openalex.org/C92746544","wikidata":"https://www.wikidata.org/wiki/Q585184","display_name":"Pulse-width modulation","level":3,"score":0.5804484486579895},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5627010464668274},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5510063767433167},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5380823612213135},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5023057460784912},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4939451813697815},{"id":"https://openalex.org/C58112919","wikidata":"https://www.wikidata.org/wiki/Q631203","display_name":"Output impedance","level":3,"score":0.47158777713775635},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.4512174129486084},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.445947527885437},{"id":"https://openalex.org/C26262908","wikidata":"https://www.wikidata.org/wiki/Q1307489","display_name":"Input impedance","level":3,"score":0.4393446743488312},{"id":"https://openalex.org/C2778870119","wikidata":"https://www.wikidata.org/wiki/Q16002927","display_name":"Analog front-end","level":3,"score":0.4375922977924347},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.418559730052948},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.37693777680397034},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3150550127029419},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2023.3340116","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2023.3340116","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1994011952","https://openalex.org/W2175864950","https://openalex.org/W2555225152","https://openalex.org/W2567171447","https://openalex.org/W2789653730","https://openalex.org/W2802795941","https://openalex.org/W2965945772","https://openalex.org/W3015359264","https://openalex.org/W3134800534","https://openalex.org/W3135483217","https://openalex.org/W4280527436","https://openalex.org/W4310055010","https://openalex.org/W6677423605"],"related_works":["https://openalex.org/W1506355656","https://openalex.org/W2126749882","https://openalex.org/W4253758303","https://openalex.org/W4210809443","https://openalex.org/W4387426556","https://openalex.org/W1981255793","https://openalex.org/W2106690514","https://openalex.org/W2155567692","https://openalex.org/W2123069234","https://openalex.org/W2739770034"],"abstract_inverted_index":{"This":[0,13],"brief":[1],"describes":[2],"a":[3,22,56,77,144],"power-efficient":[4],"time-domain":[5],"analog":[6,30,134],"front-end":[7],"(AFE)":[8],"for":[9,41],"autonomous":[10],"sensor":[11],"nodes.":[12],"AFE":[14,73,94,151],"combines":[15],"an":[16],"input":[17,34,46,107,119],"pulse-width":[18],"modulator":[19],"(PWM)":[20],"and":[21,48,59,110,135,140],"gated":[23],"ring":[24],"oscillator":[25],"(GRO)":[26],"to":[27,143],"facilitate":[28],"low-voltage":[29],"building":[31],"blocks.":[32],"The":[33,72,121],"PWM":[35,62],"is":[36,74,124],"implemented":[37,75],"with":[38],"pseudo-differential":[39],"comparators":[40],"voltage-to-time":[42],"conversion,":[43],"achieving":[44],"high":[45],"impedance":[47],"linearity":[49],"concurrently.":[50],"A":[51],"non-equidistant":[52],"GRO":[53],"works":[54],"at":[55,89,132],"fixed":[57],"frequency":[58],"quantizes":[60],"the":[61,68,93,150],"output":[63],"in":[64,76],"time":[65],"domain,":[66],"realizing":[67],"first-order":[69],"noise":[70],"shaping.":[71],"<inline-formula":[78,99,112,125],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[79,100,113,126],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[80,101,114,127],"<tex-math":[81,102,115,128],"notation=\"LaTeX\">$0.18\\mu":[82],"\\text{m}$":[83],"</tex-math></inline-formula>":[84,106,118,131],"standard":[85],"CMOS":[86],"process.":[87],"Clocked":[88],"20kHz":[90],"(500Hz":[91],"bandwidth),":[92],"achieves":[95],"81.6dB":[96],"peak":[97],"SNDR,":[98],"notation=\"LaTeX\">$540{\\mathrm{":[103],"mV}}_{\\mathrm{":[104],"pp}}$":[105],"signal":[108],"range,":[109],"80M":[111],"notation=\"LaTeX\">$\\Omega":[116],"$":[117],"impedance.":[120],"power":[122],"consumption":[123],"notation=\"LaTeX\">$2.2\\mu":[129],"\\text{W}$":[130],"0.8V":[133],"0.6V":[136],"digital":[137],"supply":[138],"voltages,":[139],"these":[141],"correspond":[142],"Schreier":[145],"FoM":[146],"of":[147,158],"165.2dB.":[148],"Finally,":[149],"properties":[152],"are":[153],"verified":[154],"through":[155],"several":[156],"types":[157],"sensors.":[159]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}